DFT engineer Santa Clara, CA or Hudson, MA

dft, MBIST, Logic synthesis, Interfaces, Systems architecture, Specification, ATPG, SystemVerilog, VHDL, Artificial intelligence, Simulation, Software, JTAG, CDC, Tcl, Hardware, IoT, Networking, Sensors, RTL, EDA, Firmware, IO, PD, System on a chip, Problem solving, Electrical engineering, Operations, Debugging, Recruitment management, Functional requirements, PCI Express, Translation, Metrics, Machine learning, Data compression, Architecture, Engineering, Education, Telecommunications, Modeling, Documentation, QA, Unix, Physical data model, Storage, Scripting, DFT, Electronics, STA, PADS, Mentorship, Skype, Hudson, Computer engineering, Perl, Writing, Synopsys, VCS
Contract W2, Contract Independent, Contract Corp-To-Corp, 12 Months
Depends on Experience
Travel not required

Job Description



Hope you are doing great, Please find the job description below and reply with your updated resume asap.

DFT Engineer

Location Hudson CA / Santa Clara CA

Qualification/Experience/Skills Required

  • Ability to define and describe (write specification for) system architecture, external interfaces, register definitions and operations, major partitions
  • Ability to write clear, concise documents and diagrams (timing, state machines, register maps, memory organization, synchronization sequences, etc.) to describe functional and operational (parametric) aspects of a complex SoC
  • Domain knowledge of various software applications and their underlying hardware requirements (e.g., networking, AI, Machine Learning, storage devices, IoT)
  • Experience in Digital module design and micro-architecture
  • Experienced at modeling complex state machines, datapaths and bus protocols/high speed (bandwidth) interfaces such as PCIe,
  • 3+ years of hands-on experience with DFT and test flow with commercial EDA tools (Synopsys, Mentor) for large and complex SoCs.
  • Strong fundamental knowledge of DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic diagnosis, Scan compression, IEEE 1500 Std. and MBIST, LBIST. Experience with Synopsys DFT Complier, Tetramax and VCS is required.
  • Experience with TestKompress, Tessent and Modus/Encounter tool suite is a plus.
  • Experience in RTL simulation, synthesis, Linting, CDC checks, STA, DFT, quality metrics
  • Hands-on expertise in writing System Verilog and VHDL
  • Hands-on in Perl/Tcl/Unix scripting
  • Excellent analytical, and problem solving skills
  • 8+ years industry experience, Master s degree or equivalent in EE or Computer Engineering (CE)

Roles & Responsibilities

  • Write clear, concise specification for an SoC including functional and timing descriptions for top level pins/ports/interfaces, registers and memories, state machines, datapaths, operating modes, exception/error handling, clocking, reset, power domains, etc.
  • Describe parametric/operating environment requirements including performance, power, area (PPA) targets, temperature and process ranges, IO pads, parametric tests, etc.
  • Interact with other system architects to define the application environment for the SoC being designed (firmware and OS requirements, external storage devices, sensor/analog components, etc.)
  • Provide SoC (top) level constraints and partitions for RTL/Logic designers, floorplan & PD engineers, DFT requirements
  • Perform top/block-level DFT insertion including scan compression, boundary scan, JTAG, IEEE 1500 wrapper, MBIST, LBIST, ATPG and pattern simulation.
  • Verify DFT circuitry and interface with other blocks, debug timing simulation issues.
  • Closely work with physical design team to generate and validate timing constraints.
  • Be able to quickly understand problem statements and innovate solutions for DFT, diagnosis and yield learning.
  • Be able to work independently and own the complete task from DFT specification to final pattern delivery for sub-system and/or SOC.
  • Working closely with synthesis, STA, PD and DFT teams to meet all functional requirements, performance, power and area goals, functional and diagnostics test coverage
  • Technical interaction with engineering team

Education: B.Tech/B.E., in Electronics/Telecommunication, Electrical) OR (PG - M.Tech/M.E, in (Electrical, Electronics/Telecommunication)

Thanks & Regards,


Recruitment Manager

I I 650 446 9305

Hangout: madhan.usrecruitment I skype: madhankkf I

Dice Id : 91081718
Position Id : 6311234
Originally Posted : 8 months ago
Have a Job? Post it

Similar Positions

RTL Design Engineer
  • Innovative Logic Inc.
  • San Jose, CA
Design Verification Engineer
  • Best High Technologies
  • Santa Clara, CA
Sr RTL Design Engineer
  • Synapse Design
  • Santa Clara, CA
Staff DSP Audio Engineer
  • Xoriant Corporation
  • San Jose, CA
FPGA Designer
  • OSI Engineering, Inc.
  • Milpitas, CA
Digital Design Engineer
  • Santa Clara, CA
FPGA Engineer
  • Jobot
  • Menlo Park, CA
RTL Design Engineer
  • Netrocon Digital
  • San Jose, CA
FPGA Design Engineer
  • San Jose, CA
ASIC Design Verification Engineer
  • Infobahn Softworld Inc.
  • Santa Clara, CA
Physical Design engineer (ICC/Innovus, RDL routing)
  • S & D Engineering Solutions
  • Sunnyvale, CA