Design Verification Engineer at San Jose CA/ Irvine CA / San Diego CA/ Austin TX

verification, verilog, uvm
Full Time
Depends on Experience

Job Description

Requirements

  •  3+ year’s industry experience in a design verification role.
  •  Proficient in System Verilog/UVM/OVM, OOP/C++
  •  Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
  •  Experience with code coverage and functional coverage driven verification methodology.
  •  Experience in creating, running and debugging of SystemVerilog/UVM constraint-random Testbench.
  •  Excellent working knowledge of scripting languages such as Python or Perl.
  •  Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
  •  Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
  •  Strong debugging skills
  •  Strong programming skills with good understanding of algorithms and data structures
  •  Good verbal and written communication skills.

 

Thanks and Regards,

Tapan Joshi

 

Dice Id : 10481584
Position Id : 6927351
Originally Posted : 8 months ago
Have a Job? Post it

Similar Positions

Senior Design Verification Engineer
  • Jobot
  • San Diego, CA, USA
Design Verification Engineer
  • Xoriant Corporation
  • San Jose, CA, USA
Design Verification Engineer
  • Judge Group, Inc.
  • Sunnyvale, CA, USA
Design Verification Engineer/ Lead
  • Radiansys, Inc.
  • Santa Clara, CA, USA
ASIC Verification Engineer
  • Jobot
  • San Jose, CA, USA
Design Verification Engineer
  • einfochips, Inc.
  • San Jose, CA, USA