Junior PCB Layout Designer

pcb design constraint manager high-speed crosstalk control cad layout drc post
Contract W2, 6 Months
$20 - $30
Work from home not available Travel not required

Job Description

LOCALS ONLY
Position Title: PCB Layout Engineer
Location: Sunnyvale, CA (100% onsite, no remote)
Duration: 3-6 months, possible extensions
Ideal Start Date: 09/23/2019
Process: Two rounds first will be a 30-45 minute phone interview with hiring manager. Second round onsite with hiring manager and 2-3 team members for 2 hours total.
Background Check Required

Scope: The candidate will be working for a large industry leader on one of their next generation networking products. The candidate for the position of PCB Layout Engineer will contribute in all phases of the products design,
including design feasibility, placement, routing, constraint table management, through tapeout. Must bring a combination of PCB design and signal integrity knowledge, fabrication knowledge, cross-team functional
interdependence, and design process experience. The candidate will have a background in high-speed design layout, DFX, and DFM.

Duties: Layout and plan routing for backplanes and dense high-speed boards, using Cadence Allegro tools. Capabilities including ability to efficiently understand and use Cadence Constraint Manager Minimum 2 years
of college or equivalent Minimum 3-6 years experience PCB Layout

Required Experience/Skills:

-PCB Design, Constraint manager, high-speed rule processing, crosstalk control,
-Knowledge and hands-on experience in high density, high-speed PCB for high layer count on large form factor products.
-Experience with Cadence CAD tools for layout, DRC and Post process.
-Good communications in oral and written English language.

Education: AS engineering or technical discipline or equivalent experience

Optional: BA, BS or equivalent degree in a relevant field

Posted By

Daniel Lu

2105 S Bascom Ave., Suite 255 Campbell, CA, 95008

Contact
Dice Id : 80152156
Position Id : 6207856
Originally Posted : 1 month ago
Have a Job? Post it

Similar Positions

Analog IC Verification Engineer (Eldo, VCS-AMS)
  • S & D Engineering Solutions
  • Santa Clara, CA
IC Layout Engineer (RF is major plus)
  • Embedded Resource Group, Inc
  • Cupertino, California
Chip verification engineer
  • Newgen Technologies, Inc.
  • San Jose, CA
Verification Engineer
  • PerfectVIPs Inc.
  • San Jose, CA
Physical Design Engineer
  • Innovative Logic Inc.
  • Menlo Park, CA
Physical Design Engineer
  • einfochips, Inc.
  • San Jose, CA
Verification Engineer
  • ASICSOFT
  • San Jose, CA
Controls Engineer
  • Albin Engineering Services
  • Alameda, CA
Design Verification Engineer
  • Redolent, Inc
  • Santa Clara, California
Verification Engineer
  • Tekforce Corporation
  • Santa Clara, CA
Design Verification
  • Mirafra Inc
  • San Jose, CA
Aerospace Engineer
  • Metis Technology Solutions, Inc.
  • Mountain View, CA
ASIC Verification Engineer
  • Connecttel, Inc
  • Santa Clara, CA
Mask Layout Designer
  • Mindlance
  • Cupertino, CA