PHYSICAL VERIFICATION ENGINEER

verification, 7nm, drc, lvs, erc, ant
Contract W2, Contract Independent, Contract Corp-To-Corp, 12 Months
Depends on Experience
Work from home not available Travel not required

Job Description

PHYSICAL VERIFICATION ENGINEER

Please send resume to ravi@tekforcecorp.com with current location and rate.

We are looking for physical verification contractor with the following requirements:

Someone who has worked on DRM (Design Rule Panel), who can open the DRM, run the tool and fix it, also help in Design and Verification.

  1. Good experience in physical verification DRC, LVS, ERC, ANT running and debugging in 7nm.
  2. Good understanding of the 7nm process technology and DRC rule interpretation.
  3. Experience in LVS debugging short isolation
  4. Experience with Cadence PVS tool is a plus (but not required).

Posted By

Ravi Singh

2410 Camino Ramon, Suite 280 San Ramon, CA, 94583

Contact
Dice Id : 70000120
Position Id : VERIFI-TS
Originally Posted : 1 month ago
Have a Job? Post it

Similar Positions

ASIC Design Verification Engineer
  • Sage IT Inc
  • San Francisco, CA
UVM Design Verification Engineer
  • Intelliswift Software Inc
  • Sunnyvale, CA
ASIC Verification Engineer
  • Connecttel, Inc
  • Santa Clara, CA
Verification Engineer
  • IGNW
  • Santa Clara, CA
Design Verification Engineer
  • Veear
  • San Jose, CA
ASIC Verification Engineer
  • Embedded Resource Group, Inc
  • Mountain View, CA
Design Verification Engineer
  • Redolent, Inc
  • Santa Clara, California
Design Verification
  • Mirafra Inc
  • San Jose, CA
ASIC Design Verification Engineer
  • Centraprise Corp
  • Menlo Park, California
FPGA Design Verification Engineer
  • ASICSOFT
  • San Jose, CA
Design Verification Engineer
  • Sintegra Inc.
  • Santa Clara, CA
Senior Verification Engineer
  • Innovative Logic Inc.
  • Menlo Park, CA
Verification engineer (ONLY W2)
  • Maven Companies
  • Santa Clara, CA