Physical Design Engineer

Place and Route, ICC, Synthesis, 16nm, Floor Plan
Contract W2, 6 Months
$0 - $100,000
Work from home available

Job Description

Job Title: Physical Design Engineer (Job Id: 292514)

Location: San Jose, CA

Duration: 6+ Months

 

Key responsibilities include: ·

  • Hands-on responsibility from synthesis to place and route of a GPU block through signoff flows including timing and physical verification
  • Synthesis, Floor plan, Place & Route in chip-level and hierarchical physical implementation environment
  • Running MBIST and DFT insertion into block, understanding impact of MBIST/Scan and debug logic is desirable
  • Interact with RTL counterpart to resolve design issues pertaining to block closure
  • Optimize GPU block to meet aggressive power/performance/area targets

 

Requirements

  • BSEE, Computer Engineer or comparable and 3 + years of experience
  • Solid understanding and working knowledge of the SOC/ASIC/GPU/CPU design flow with some experience in taping out designs
  • Hands-on experience with synthesis, block and full chip implementation with the latest industry P&R/STA flows and tools
  • Experience in block level floor-planning, implementing power grid and power/area/performance optimization
  • Strong scripting/programming skills in Tcl, Perl, Shell, and/or Python · Solid understanding of Electrical Engineering fundamentals, analytical aptitude and excellent attention to detail
  • Strong communication skills, team player working in collaborative work environment, discipline and planning; ability to execute with high quality deliverables is a must
  • Preferred candidate will possess the following:
  • Experience with 16nm Finfet or smaller process nodes
  • Experience with design implementation of GPU blocks and standard industry standard tools is advantageous
  • Ability to read Verilog is preferred · Hands-on experience with clock tree synthesis (CTS)
  • Sign-off experience with reliability, signal integrity, noise, timing, power, physical and DFM closure is an added advantage

Mahesh Khurpe

Xoriant Corporation

W: 650-379-4330

Xoriant is an equal opportunity employer. No person shall be excluded from consideration for employment because of race, ethnicity, religion, caste, gender, gender identity, sexual orientation, marital status, national origin, age, disability or veteran status. 

 

Dice Id : xorca001
Position Id : 292514
Originally Posted : 11 months ago
Have a Job? Post it

Similar Positions

Physical Design Engineer
  • Xoriant Corporation
  • San Jose, CA, USA
Application Designer/ RTL Designer
  • Expedite Technology Solutions
  • Menlo Park, CA, USA
Design Verification Engineer
  • Xoriant Corporation
  • San Jose, CA, USA
ASIC Design Verification Engineer
  • EverythingD
  • San Francisco, CA, USA
RTL / Logic Design Engineer - Folsom, California
  • Infobahn Softworld Inc.
  • Folsom, CA, USA
Digital Engineer 3 - RTL Design
  • Amarx Search, Inc.
  • Manhattan Beach, CA, USA
ASIC Design Verification Engineer
  • SGS Consulting
  • San Diego, CA, USA
Design Verification Engineer
  • Randstad Technologies
  • Durham, NC, USA