Physical Design Engineer

IP, Verilog, Tcl, Embedded systems
Contract W2
$140,000 - $180,000

Job Description

  • Minimum qualifications:

    • Bachelor's degree in Electrical Engineering or equivalent practical experience.
    • 7+ years of experience with EDA tool workflows in a semiconductor environment.
    • Experience in physical design processes and tools, to automate RTL to GDS workflows.
    • Experience in scripting (e.g., Python, Tcl, or Perl) for workflow automation and data visualization.
    • Experience using tools (e.g., Design Compiler, Innovus /EDI, Conformal).
    • Experience in synthesis, place and route, low power.
 
Dice Id : 91127478
Position Id : 7230129
Originally Posted : 5 months ago
Have a Job? Post it

Similar Positions

Physical Design Engineer - San Jose, CA/Austin, TX
  • Canvendor Inc
  • San Jose, CA, USA
Staff Physical Design Engineer
  • ATR International, Inc.
  • Santa Clara, CA, USA
Physical Design Contractor
  • Technical Link
  • San Jose, CA, USA
Staff Physical Design Engineer
  • Socionext America
  • Santa Clara, CA, USA
Silicon Physical Design Engineer
  • Intelliswift Software Inc
  • Sunnyvale, CA, USA
ASIC/FPGA Design Engineer
  • Zenaide Technologies
  • Mountain View, CA, USA
AI Inference RTL Logic Design Engineer
  • Yoh - A Day & Zimmerman Company
  • Mountain View, CA, USA
Electrical Design Verification Test (EDVT) Engineer with Python
  • Oxford Global Resources
  • Santa Clara, CA, USA
Design Verification Engineer
  • Socionext America
  • Santa Clara, CA, USA