Verification & Validation Engineer Jobs in San Diego, CA

Refine Results
1 - 7 of 7 Jobs

SOC Verification and Methodology Engineer

Qualcomm Technologies

San Diego, California, USA

Full-time

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. We are looking for ASIC Design Verification Engineers with strong CPU, ASIC design and verification fundamentals and drive to innovate new so

SOC Verification and Methodology Engineer - Sr Staff

Qualcomm Technologies

San Diego, California, USA

Full-time

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This

ASIC/FPGA Lead Verification Engineer, 9+ Years

Lockheed Martin Corporation

Remote or San Diego, California, USA

Full-time

Job Description Join Our Team as an ASIC & FPGA Lead Verification Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions. Location: Although this position does support some teleworking; the selected candidate will need to be located near our Lockheed Mar

ASIC/FPGA Verification Engineer III

Lockheed Martin Corporation

Remote or San Diego, California, USA

Full-time

Job Description Join Our Team as an ASIC & FPGA Verification Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions. Location: Although this position does support some teleworking; the selected candidate will need to be located near our Lockheed Martin S

Verification Engineer (Contractor)

Vigna Solutions Inc.

Remote

Contract

Role & Responsibilities Verification Ownership: Take charge of the verification triage for microprocessor components, contributing to the identification of functional and performance issues pre-silicon production. Implement best practices and innovative methodologies to ensure robust and efficient verification processes.Documentation and Communication: Thoroughly document verification issues, providing comprehensive insights for future reference and continuous improvement. Communicate progress e

Systems Engineer, Requirements & Verification

Lockheed Martin Corporation

Remote or Littleton, Colorado, USA

Full-time

Job Description Protecting what matters most is the mission that matters most. At Lockheed Martin, we are shaping the future of space exploration and defense. As a leader in the new space age, we are known for our pioneering spirit, collaborative partnerships, innovative thinking, and commitment to building remarkable products. Our team is dedicated to making a positive impact on the world by leveraging our unique skills and experiences to tackle complex engineering challenges. We are passiona

Design Verification Engineer

Yoh - A Day & Zimmerman Company

Remote or Santa Clara, California, USA

Full-time

Design Verification Engineer Scope: Design and development of the IO subsystems for a high-performance SoC from scratch, working closely with the Architecture and RTL teams. Develop detailed block-level design specifications and plans for a high-performance IO Subsystem. Create and implement reusable block-level components in SV, UVM, and C++, including microarchitectural models, monitors, and checkers. Develop and optimize the IO subsystem design to ensure functionality and performance are in a