Overview
On Site
$85 - $120
Contract - Independent
Contract - W2
Contract - 2 Year(s)
No Travel Required
Skills
UVM
Python
Jaspergold
Jasper gold
Questa Formal
OneSpin
One spin
perl
Tcl
SVA
PSL
SoCs
ASICs
FPGAs
Formal Verification
Job Details
Job Title: Formal Verification Engineer
Location: Bay Area, CA.
Experience: 7+ Years.
Work Authorizations: s and s.
________________________________________
Job Summary
We are seeking a highly skilled and motivated Formal Verification Engineer to join our hardware design and verification team. In this role, you will be responsible for applying formal methods to verify the correctness of digital designs, ensuring they meet functional specifications and industry standards. You will collaborate closely with design, verification, and architecture teams to deliver robust, high-quality products.
________________________________________
Key Responsibilities
Develop and execute formal verification plans for complex digital designs (e.g., SoCs, IP blocks, ASICs, FPGAs).
Write and maintain formal properties and assertions using industry-standard languages (e.g., SystemVerilog Assertions, PSL).
Analyze and debug counterexamples, root-cause failures, and work with designers to resolve issues.
Integrate formal verification into the overall verification flow, complementing simulation-based approaches.
Collaborate with design and verification engineers to define verification strategies and coverage goals.
Document verification results, methodologies, and best practices.
Stay current with advancements in formal verification tools and methodologies.
________________________________________
Required Qualifications
Bachelor s or Master s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
Solid understanding of digital design concepts, RTL design (Verilog/VHDL), and computer architecture.
Hands-on experience with formal verification tools (e.g., JasperGold, Questa Formal, OneSpin, Synopsys VC Formal).
Proficiency in writing formal properties/assertions (SVA, PSL, or similar).
Strong analytical and problem-solving skills.
Excellent communication and teamwork abilities.
________________________________________
Preferred Qualifications
Experience with simulation-based verification (UVM, SystemVerilog).
Familiarity with scripting languages (Python, Perl, Tcl) for automation.
Prior experience in processor, memory, or interface IP verification.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.