Design Verification Engineer RISC-V CPU Development

Overview

Hybrid
Depends on Experience
Full Time
No Travel Required

Skills

CPU
SystemVerilog
UVM

Job Details

Design Verification Engineer RISC-V CPU Development


Are you passionate about cutting-edge CPU architecture and ready to take your verification skills to the next level? We re partnering with a global leader in RISC-V processor design to find talented Design Verification Engineers to join their high-impact VLSI team.

You ll work alongside seasoned architects and engineers to verify next-generation RISC-V CPU cores, develop test benches from the ground up, and help shape the future of custom CPU IP.

Key Responsibilities:

  • Collaborate with engineers to define and implement verification methodologies

  • Analyze CPU architecture and memory subsystems for comprehensive coverage

  • Perform hands-on verification, including regression testing, debugging, and reporting

  • Build test benches and verification environments from scratch

  • Guide and support junior engineers

  • Document verification processes and outcomes

Basic Qualifications:

  • Bachelor s or Master s in Electrical Engineering, Computer Engineering, or related field

  • Hands-on experience with SystemVerilog and UVM

* Not able to sponsor.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.