IC layout Engineer

Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products.

The successful candidate will be responsible for layout design, integration, and verification of complex analog circuitry (clocking, Rx, Tx) integrated into the IO s of the FPGA.

Responsibilities:

• Layout complex analog circuits for GPIO, HSIO, high-speed DDR and other IO applications in advanced FinFET nodes.
• Work with the I/O design lead, PnR team and other layout engineers in floor planning of IO banks including the distribution of critical signals and clocks, placement of different IO sub-blocks, and design of the IO power distribution network.
• Collaborate closely with the design leads to understand the design requirements and implementing them in layout to meet performance specs.
• Mentor and guide junior layout engineers in industry standard layout techniques of critical design blocks like Tx, Rx, PLL and other analog circuits.
• Run DRC, LVS and EMIR and other checks. The ability to customize DRC and LVS decks and knowledge of skill scripting is critical.
• Layout guidance and mentorship of junior engineers.

Requirements/Qualifications:

• Bachelors or Masters in electrical engineering, Physics, Computer Engineering or Computer Science preferred.
• 12+ years of proven silicon mask design experience in design of high-speed IOs in multiple technology nodes.
• Experience in top level layout integration of SoC's or complex analog blocks like IOs that have significant analog and ASIC IPs.
• Familiarity with FinFet technology. Knowledgeable about industry standard tools like Virtuoso, skill scripting, Caliber, etc.
• Experience in high-speed layout design techniques (DDRx, PCI-e, USB, MIPI).
• Experience with skill scripting and customizing DRC/LVS decks.
• Demonstrated competency in scripting using skill, Python and Perl.
• Good analytical, oral and written communication skills
• Able to write clean, readable presentations.
• Self-motivated, proactive team player.
• Ability to work to schedule requirements.