Design verification Engineer

  • Austin, TX
  • Posted 5 days ago | Updated 5 days ago

Overview

Hybrid
$60 - $70
Contract - Independent
Contract - 6 Month(s)

Skills

UVM
SVM
CPU

Job Details

Minimum Qualifications:

UVM with SVM, System Verilog, CPU
AMBA protocols AXI with addition one or more protocols like i3c, SPI, OCP etc
Design Verification Engineering Services
Testbench development System Verilog Universal Methodology ( UVM ), Python, and C tests
Integration/development of C tests/Application Programming Interface ( APIs ) and software build flow
Integration of UVM testbenches
Test development and debug, including without limitation tests for functionality, power, performance, error, and connectivity, both for RTL and Gate Level Netlist Design Under Test, tests for functional and code coverage improvements
Continuous integration and/or regression testing setup and debug for simulation at both RTL and Gate Level Netlist
Unified Power Format ( UPF ) power aware simulation/emulation
XProp simulation/regression TestBench creation and maintenance
Coverage collection and closure
Documentation of tests, testbench, use-cases, exclusions, and status

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.