Physical Design Engineer

Overview

Remote
Depends on Experience
Contract - Independent
Contract - W2
No Travel Required

Skills

Ansys
USB
planning
ICC2
Physical Design Engineer

Job Details

Apply Today!!!!

We are Looking for a Physical Design Engineer to join our team

Physical Design Engineer

100% Remote

Only For Permanent Resident. No Visa Sponsorship

Experience: 10yrs+

Description:

Responsible for doing all aspects of SOC Physical Design implementation. For this position, the candidate will be representing Synopsys under our Design Services organization working on physical design implementation for SOC programs our customers have contracted to Synopsys. Some programs can be working with Synopsys team members and others can be customer augmentation with well-defined responsibilities. The ideal candidates should be highly proficient in using all the Synopsys EDA tools/flows with little to no ramp-up time needed to make an immediate impact.

The following are the general qualifications for this position:

Synopsys Fusion Compiler/ICC2 (Synthesis, DFT insertion, Place & Route, Chip

Finishing, PT-SI STA, Timing Closure, PV (DRC/ERC/PERC/LVS/)

Synopsys DC, DCG, DC TOPO

Synopsys Flow Development & SOC implementation methodologies that will be

deployed and used by our Synopsys customer Physical Design Implementation team

members

o Familiar with Synopsys Lynx a plus

RTL Hand-over experience a plus

Experience with top-level floor planning, bump-maps, RDL IO Pad/Ring

creation/verification, power grid creation/verification, hierarchal

floor planning/partitioning

Familiar with UPF flows for multi-voltage power domains with turn on/turn off using

UPF

Solid experience with full SOC clocking methodologies (H-Tree, Structure Clocking,

MS CTS for Top/Blocks with push/down & bottoms up approaches

Highly proficient with SDC STA constraints development driving back-end tools for

blocks and full-chip sign-off

o Ability to define sign-off requirements/margins based on Foundry technology

requirements a plus

DFT experience with compression, scan, TDF, and MEMBIST a plus

Synopsys Formality for formal verification (RTL to Gate, Gate-to-Gate) & Formality

ECO flows

Familiar with UPF flows & methodologies for multi-voltage power domains with turn

on/turn off using UPF

Synopsys ICV for PV (Physical Verification DRC/ERC/LVS/PERC)

Ansys Redhawk SC (For IR analysis for static, dynamic, & EMIR )

Experience in PD implementation/design closure on complex IP Sub-Systems such as

PCIe, USB, MIPI, DDR, & HBM a plus

Experience with GlobalFoundries, TSMC, & Samsung technology nodes a plus

Consultants should have a solid track record on execution delivering to high-quality

standards to tape-out

The consultant needs to work well with cross-functional team members both within Synopsys and with our customers to meet their SOC development objectives.