Overview
On Site
USD70 - USD90 per hour, Benefits: $70-90/HR
Full Time
Skills
Engineer
Engineering
Job Details
RTL Design Engineer
Looking for a solid RTL Design Engineer who has a strong background in supporting RISC-V houses. The primary technology will be focused around SOCs that are built around ML Accelerators. This person should have a solid background in RTL Design and also have an understanding of verification flows. This person should be a strong engineer and be able to come in and provide solid and consistent support with minimal hand holding or guidance.
Required
7+ Years of RTL Design experience.
Strong Verilog experience.
Debug RTL/logic issues across various hierarchies (core, chip) in both pre-silicon and post-silicon environment. Environment will be pre-silicon.
Develop RTL as well as understand verification flows.
Understanding of SOC's that are built around machine learning accelerators.
Experience working out of companies such as - Groq, Nvidia, AMD, MAYBE Intel, etc.
Pluses:
RISC-V Experience is a plus.
Degree in Electrical Engineering, Electrical and Computer Engineering, Computer Engineering, Computer Science, or similar, with at least 5 years of industry experience.
GIT/BENDER experience.
Strong background and experience with high performance OOO CPU microarchitecture.
Experience working with an x86, ARM or RISC-V based CPU.
Architectural understanding of Rename, Scheduler, Reorder Buffer, and Datapath for an Out of Order CPU.
Estimated Min Rate: $70.00
Estimated Max Rate: $90.00
What s In It for You?
We welcome you to be a part of the largest and legendary global staffing companies to meet your career aspirations. Yoh s network of client companies has been employing professionals like you for over 65 years in the U.S., UK and Canada. Join Yoh s extensive talent community that will provide you with access to Yoh s vast network of opportunities and gain access to this exclusive opportunity available to you. Benefit eligibility is in accordance with applicable laws and client requirements. Benefits include:
Note: Any pay ranges displayed are estimations. Actual pay is determined by an applicant's experience, technical expertise, and other qualifications as listed in the job description. All qualified applicants are welcome to apply.
Yoh, a Day & Zimmermann company, is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
Visit https://www.yoh.com/applicants-with-disabilities to contact us if you are an individual with a disability and require accommodation in the application process.
For California applicants, qualified applicants with arrest or conviction records will be considered for employment in accordance with the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. All of the material job duties described in this posting are job duties for which a criminal history may have a direct, adverse, and negative relationship potentially resulting in the withdrawal of a conditional offer of employment.
Looking for a solid RTL Design Engineer who has a strong background in supporting RISC-V houses. The primary technology will be focused around SOCs that are built around ML Accelerators. This person should have a solid background in RTL Design and also have an understanding of verification flows. This person should be a strong engineer and be able to come in and provide solid and consistent support with minimal hand holding or guidance.
Required
7+ Years of RTL Design experience.
Strong Verilog experience.
Debug RTL/logic issues across various hierarchies (core, chip) in both pre-silicon and post-silicon environment. Environment will be pre-silicon.
Develop RTL as well as understand verification flows.
Understanding of SOC's that are built around machine learning accelerators.
Experience working out of companies such as - Groq, Nvidia, AMD, MAYBE Intel, etc.
Pluses:
RISC-V Experience is a plus.
Degree in Electrical Engineering, Electrical and Computer Engineering, Computer Engineering, Computer Science, or similar, with at least 5 years of industry experience.
GIT/BENDER experience.
Strong background and experience with high performance OOO CPU microarchitecture.
Experience working with an x86, ARM or RISC-V based CPU.
Architectural understanding of Rename, Scheduler, Reorder Buffer, and Datapath for an Out of Order CPU.
Estimated Min Rate: $70.00
Estimated Max Rate: $90.00
What s In It for You?
We welcome you to be a part of the largest and legendary global staffing companies to meet your career aspirations. Yoh s network of client companies has been employing professionals like you for over 65 years in the U.S., UK and Canada. Join Yoh s extensive talent community that will provide you with access to Yoh s vast network of opportunities and gain access to this exclusive opportunity available to you. Benefit eligibility is in accordance with applicable laws and client requirements. Benefits include:
- Medical, Prescription, Dental & Vision Benefits (for employees working 20+ hours per week)
- Health Savings Account (HSA) (for employees working 20+ hours per week)
- Life & Disability Insurance (for employees working 20+ hours per week)
- MetLife Voluntary Benefits
- Employee Assistance Program (EAP)
- 401K Retirement Savings Plan
- Direct Deposit & weekly epayroll
- Referral Bonus Programs
- Certification and training opportunities
Note: Any pay ranges displayed are estimations. Actual pay is determined by an applicant's experience, technical expertise, and other qualifications as listed in the job description. All qualified applicants are welcome to apply.
Yoh, a Day & Zimmermann company, is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
Visit https://www.yoh.com/applicants-with-disabilities to contact us if you are an individual with a disability and require accommodation in the application process.
For California applicants, qualified applicants with arrest or conviction records will be considered for employment in accordance with the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. All of the material job duties described in this posting are job duties for which a criminal history may have a direct, adverse, and negative relationship potentially resulting in the withdrawal of a conditional offer of employment.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.