Senior ASIC Design Engineer

  • San Jose, CA
  • Posted 14 hours ago | Updated 14 hours ago

Overview

On Site
Depends on Experience
Accepts corp to corp applications
Contract - W2
Contract - Independent
Contract - 12 Month(s)
No Travel Required

Skills

FPGA
HAPS
PCIE
DDR
Ethernet
ASIC

Job Details

Position: Senior ASIC Design Engineer

Location: San Jose, CA (Complete onsite)

Experience: 8+ years (Relevant)

What candidate will Be Doing:

Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components.

Establish prototyping systems in the lab and contribute to defining, evolving, and supporting our prototyping methodology.

Option to engage in block-level RTL design or block or top-level IP integration.

Collaborate with Software, Design, and Verification teams to validate the functional and performance objectives of the SoC.

What we are looking for:

A bachelor s degree in electrical or computer engineering, accompanied by a minimum of 10 years of experience in ASIC or a related field, or a master s degree in electrical or computer engineering with at least 8 years of experience in ASIC or a related discipline.

A comprehensive understanding of FPGA design, with proven expertise in partitioning multi-million gate designs across multiple FPGAs.

Proficiency in synthesis, place, and route flows for FPGAs.

An in-depth knowledge of digital design concepts, including Clock Domain Crossing (CDC), Reset Domain Crossing (RDC).

Demonstrated experience in RTL coding using Verilog/System Verilog and integration of third-party IPs.

A meticulous and methodical approach to triaging, debugging, and identifying root causes of issues throughout various phases of FPGA development.

Our expectation is that candidate is proficient with the entire HAPS flow not just limited to building images

Having the experience to setup HAPS systems and triage issues around HAPS bringup is must for this position

Preferred Qualifications

Experience in prototyping Networking System-on-Chips (SoCs) on HAPS or Cadence Z2 or Zebu equivalent prototyping platforms.

A strong understanding of PCIE, DDR, Ethernet, and Networking Protocols.

Proficiency in prototyping ARM or RISCV CPUs.

Exceptional scripting skills using languages such as TCL, Python, or Perl.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.