Packet Process Architect

Overview

On Site
$290000 - $300000 yr
Full Time

Skills

Meta-data Management
Switches
Bridging
Routing
ACL
GRE
QoS
Management
System Requirements
Use Cases
Collaboration
Integrated Circuit
Feasibility Study
Data Link Layer
Network Layer
Resource Allocation
Scalability
RTL
IPS
Design Review
Firmware
Functional Design
Ethernet
TCP/IP
UDP
VLAN
MPLS
Computer Hardware
Scheduling
Modeling
ASIC
PCI Express
SERDES
DMA
Physical Data Model
Analytical Skill
Conflict Resolution
Problem Solving
Attention To Detail
Debugging
Computer Networking
Communication
Insurance
Privacy
Sourcing
Decision-making
Artificial Intelligence

Job Details

Salary: $290k - $300k/yr.

Summary:
We are looking for a highly experienced Packet Processor Architect to lead the definition and implementation of client s industry leading Networking ASIC. This is a unique opportunity to help shape the future of AI Networking.

Responsibilities:

  • Define and architect packet processing pipelines including related lookup tables and metadata structures for high-performance networking ASICs, including ingress/egress processing, switching/bridging and routing, hash tables and memory lookups, classification, ACL, various tunneling protocols like VxLAN, GRE, IPinIP, QoS, scheduling, traffic management, and congestion control.
  • Work closely with the CTO to translate high-level system requirements and customer use cases into detailed architecture and functional specifications.
  • Collaborate with the chip and system microarchitects to align the packet processor architecture with system-level goals for throughput, latency, programmability, and power efficiency.
  • Lead modeling and feasibility analysis of packet flow behavior across L2/L3/L4 layers to validate architectural choices, including throughput, latency, power and area efficiencies.
  • Drive architectural decisions involving classification, table and lookup optimizations, resource allocation and scalability.
  • Work closely with RTL, Verification, Firmware, and Physical Design teams to ensure seamless design implementation and handoff.
  • Guide integration of internal and external IPs (e.g., TCAM, MAC, PCIe, SerDes, DMA) into the broader packet architecture.
  • Participate in design reviews, performance modeling, Test and Verification strategies and architectural trade-off analysis. Provide support for various networking protocols and standards related to packet processing
  • Contribute to post-silicon validation and tuning of packet flows for performance and correctness. Investigate and resolve complex issues related to packet processing, working closely with cross-functional teams including hardware engineers, firmware developers, and system architects.
  • Define architecture-level development methodologies and influence cross-functional design best practices.

Qualifications:
  • MSEE or equivalent with 15+ years of experience in networking or data-path ASIC architecture and design.
  • Proven success in architecting packet-processing engines in high-throughput ASICs or SoCs. Experience in designing hash functions, hash tables and lookup engine optimizations.
  • Deep understanding of networking protocols (Ethernet, TCP/IP, UDP, VLAN, MPLS, RoCE, etc.) and their hardware implications.
  • Familiarity with programmable pipelines, parser/deparser logic, and hardware scheduling engines.
  • Demonstrated expertise in microarchitecture definition, performance modeling, and trade-off analysis.
  • Solid experience working across the ASIC development lifecycle, from concept through productization.
  • Experience in high-speed I/O integration (e.g., PCIe Gen5/Gen6, UCIe, SerDes, DMA engines) is a plus.
  • Understanding of physical design implications on packet architecture (e.g., timing, area, power).
  • Strong analytical and problem-solving abilities, with meticulous attention to detail in troubleshooting and debugging complex networking issues. Exceptional written and verbal communication skills, including the ability to document and present complex architectural concepts clearly.

Pay Transparency: The typical base pay for this role across the U.S. is: $290k - $300k /yr. Final offer amounts, within the base pay set forth above, are determined by factors including your relevant skills, education, and experience and the benefits package you select. Full-time employees are eligible to select from different benefits packages. Packages may include medical, dental, and vision benefits, paid days off based on tenure, up to 40 hours paid sick time, 401(k) plan participation, commuter benefits and life and disability insurance.

For information about our collection, use, and disclosure of applicant's personal information as well as applicants' rights over their personal information, please see our Privacy Policy ().

Aditi Consulting LLC uses AI technology to engage candidates during the sourcing process. AI technology is used to gather data only and does not replace human-based decision making in employment decisions. By applying to this position, you agree to Aditi s use of AI technology, including calls from an AI Voice Recruiter.

#AditiConsulting

# 25-20347

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.