Overview
On Site
Depends on Experience
Accepts corp to corp applications
Contract - W2
Contract - 6 Month(s)
Skills
Cadence
Code Coverage
Collaboration
Debugging
Hardware Development
Job Details
We are looking for a Verification Engineer - Specialized for our client in San Jose, CA
Job Title: Verification Engineer - Specialized
Job Type: Contract
Job Description:
Pay Range: $86.20hr - $103hr
Responsibilities:
- Create and implement a verification plan.
- Develop and execute test cases to ensure the functionality, performance, and reliability of the chip design.
- Collaborate with the hardware design team to identify and resolve issues.
- Work in a UVM environment.
- Use of Assertions, randomized, and direct tests.
- Code coverage and debugging.
- Analyze and report on verification results.
- BSEE or CS.
- 10-15 years of solid experience in UVM design verification.
- Strong knowledge of UVM verification, DV tools & methodologies.
- Deep technical background in AISC & SOC verification.
- Experience with CPUs & high-speed I/Os.
- Experience with Cadence or Synopsys Verification tools & Verdi.
- Solid experience in System Verilog.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.