Senior DSP and ASIC Engineer

Overview

On Site
USD 120,000.00 - 192,000.00 per year
Full Time

Skills

ASIC
Ethernet
PCI Express
Modeling
Algorithms
Computer Hardware
Electrical Engineering
Electronic Engineering
Computer Science
Fluency
Communication
Legal
Authorization
Digital Signal Processing
C++
Verilog
MATLAB
Perl
Python
Scripting
Integrated Circuit
Law

Job Details

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Looking for a design engineer to work on challenging high speed design of complex modules for Ethernet and PCIE cores used across multiple chips. You will be responsible for the modeling and simulations of DSP algorithm and implementation from system spec, verifying the hardware implementation, software co-development and verification. The job is on site. Locations are flexible: San Jose or Irvine, California; or Austin, Texas.

Job Requirements:
  • A Bachelor's Degree in Electrical and Electronic Engineering or Computer Science with 8+ years relevant industry experience, or a Masters degree in Electrical and Electronic Engineering or Computer Science with 6+ years relevant industry experience.
  • Experience with digital signal processing.
  • Fluent in C++.
  • Demonstrate the ability to work through technology challenges and physical implementation issues associated with high-performance design implementations.
  • Additionally, the candidate should possess excellent communication and inter-personal skills to work closely with other team members and demonstrate an ability to learn new tools quickly.
  • Must have legal authorization to work in the US.

The candidate should have expertise in some of the following areas:
  • Digital signal processing knowledge.
  • Experience working with high speed silicon designs. Post silicon bring up experience is desirable.
  • Extensive experience with C++. Experience in Verilog is desirable but not necessary.
  • Extensive use of Matlab, Perl, Python or other scripting languages.
  • Familiarity with digital chip design concepts, such as clocking, timing, pipelines, and performance vs area/power tradeoffs.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $120,000 - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.