Overview
Remote
On Site
Hybrid
$70 - $80
Contract - W2
Contract - 24 Month(s)
50% Travel
Skills
UVM
SystemVerilog
Regression Testing
RTL
Python
Debugging
Code Coverage
Use Cases
Job Details
Minimum Qualifications:
- Design Verification Engineering Services
- Testbench development – System Verilog Universal Methodology (“UVM”), Python, and C tests
- Integration/development of C tests/Application Programming Interface (“APIs”) and software build flow
- Integration of UVM testbenches
- Test development and debug, including without limitation tests for functionality, power, performance, error, and connectivity, both for RTL and Gate Level Netlist Design Under Test, tests for functional and code coverage improvements
- Continuous integration and/or regression testing setup and debug for simulation at both RTL and Gate Level Netlist
- Unified Power Format (“UPF”) power aware simulation/emulation
- XProp simulation/regression TestBench creation and maintenance
- Coverage collection and closure
- Documentation of tests, testbench, use-cases, exclusions, and status
- Python coding
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.