Sr App Engineer

Overview

Hybrid
$130,000 - $161,780
Full Time

Skills

NAND
SSD
Semiconductor Test
Adobe Flash
Assembly
C
C++
Collaboration
Communication
Conflict Resolution
Critical Thinking
Cross-functional Team
DRAM
Debugging
Defect Analysis
End-user Training
IT Management
Integrated Circuit
Linux
Management
Manufacturing
Marketing
Oscilloscope
Positive Attitude
Presentations
Problem Solving
Python
Research and Development
Roadmaps
Sales
Semiconductors
Technical Communication

Job Details

Job Description

From the hiring manager:

  1. Is this a full time or contract position?
    1. Full time.
  2. Is the position onsite in San Jose?
    1. Position is based in San Jose. We are not considering remote position for this opening since candidate has to support local customers.
  1. What are top 3 skills sets you want to see on a resume that will make a candidate stand out?
    1. Degree: Electrical Computer Engineering (position requires HW as well as some SW). If candidate has Computer Sci w/o hardware experience, we don t want to consider.
    2. Memory (preferably NAND, but will consider other memory as well) device knowledge.
    3. Semiconductor Test Experience.
    4. At least 3-4 years of experience.

Job Description:

This position is for an experienced semiconductor memory test System Application Engineer, to provide Applications solutions and technical leadership to leading-edge semiconductor customers on Advantest memory test platform. As a member of our team, you will be part of a lively and dynamic team, working on the leading edge of technology, supporting key customers in the growing memory/SSD industry.

You will lead complex customer technical projects including benchmark and pre/post sales activities. The duties include working closely with internal peers as well as customer engineers to develop memory & System Level Test solutions. The successful candidate will need to be self-driven and highly motivated with a good blend of technical, communication, organization, and interpersonal skills. The candidate must be capable of setting and adjusting task priorities based on rapidly changing customer needs, defining task closure strategies, guiding customer engineers on best practices, and executing in a team environment.

Responsibilities include:

Provide test solutions on T5 memory test platforms, MPT3000.

Integrate Advantest products and services (at the system/solutions level) into customer s environment.

Co-work with worldwide Applications team, R&D, Sales and Marketing and manufacturing teams.

Develop and deliver customer training, technical presentations/workshops.

Provide technical expertise analysis to help debug, reproduce, narrow down and resolve customer issues.

Collect, evaluate, and provide customer requirements for consideration in product improvements and new product developments.

Requirements

Requirements:

BS or MS in Electrical/Computer Engineering or equivalent discipline and experience.

3+ years of memory semiconductor ATE experience (specifying, developing, debugging, correlating device test programs).

Flash Memory (NAND, NOR) or DRAM or emerging memory (MRAM, etc) device/test experience.

Experience with Device/HW/SW characterization and defect analysis, requiring strong problem-solving and critical thinking skills.

Understand basic semiconductor chip technology, roadmap and its assembly and test value chain.

Demonstrated experience with LINUX, C/C++, Python

Demonstrated experience with Protocol analyzer and Oscilloscope.

Strong problem-solving and critical thinking skills.

Result and customer focused.

Ability to work in a fast paced, project oriented, team environment.

Proactive, self-disciplined, and highly motivated to keep yourself competitive.

Positive attitude and good communication skills.

Ability to manage small projects and collaborate with cross-functional team.

Able to travel domestically and internationally.

Additional Skills Preferred:

Experience on Advantest T5 memory platform.

Experience with device protocols such as UFS, NVMe, etc.

Target Salary Range

Bay Area Target Salary Range: $104,680 - $161,780 DOE

Locations

San Jose, California, United States

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

About Technical Link