Senior Design Verification Engineer - Sivaltech - Santa Clara, CA, US | Dice.com

Sivaltech

Apply Now

Senior Design Verification Engineer

Santa Clara, CA, US • Posted 16 hours ago • Updated 16 hours ago

Contract W2

Contract Independent

No Travel Required

Able to Sponsor

On-site

$120 - $140/hr

Apply Now

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Fitment

Dice Job Match Score™

⭐ Evaluating experience...

Job Details

Skills

C
Debugging
Perl
Scripting
Integrated Circuit
Collaboration
System On A Chip
Static Timing Analysis

Summary

Urgent Opening: Design Verification Engineer

Job Title: Design Verification Engineer

Experience: 10+ years

Location: San Jose, CA (or other US locations)

Job Type: Full-time/Contract

Key Requirements:

- Experience working on Subsystems on a Chip (SoC)
- Strong debugging skills to identify and resolve complex issues
- Proficiency in scripting languages like C or Perl
- Experience with Design Verification methodologies and tools

Responsibilities:

- Develop and execute verification plans for digital designs
- Create and maintain testbenches using scripting languages
- Collaborate with design teams to identify and resolve issues
- Perform static timing analysis and ensure design meets timing requirements

What We Offer:

- Competitive salary and benefits package
- Opportunity to work on cutting-edge technologies
- Collaborative and dynamic work environment

How to Apply:

If you're a motivated and experienced Design Verification Engineer with expertise in SoC, debugging, and scripting, send us your resume and a brief intro!

Contact Information:

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91153480
Position Id: 124
Posted 16 hours ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Senior Design Verification Engineer

Sunnyvale, California

•

Today

This Jobot Job is hosted by: Holly Leahy Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. Salary: $150,000 - $200,000 per year A bit about us: We are seeking a dedicated and detail-oriented Quality Technician to join our team. As a Quality Technician, you will play a critical role in ensuring the highest standards of quality in the manufacturing and assembly of cutting-edge electronics and components. This position will require you to collaborate clo

Full-time

USD 150,000.00 - 200,000.00 per year

SOC Design Verification Engineer

Santa Clara, California

•

2d ago

Hello Greetings, We are looking for SOC Design Verification Engineer, and the following below are more detailed description of the job. Please let me know your interest and reply to me with your updated resume. Role: SOC Design Verification Engineer Work location: Santa Clara, CA- onsite (Hybrid 3 days at the office). Client name; Meta Platforms Technologies, LLC /Capgemini Client id: CGEMJP00319164 Duration: Lon Term contract Years of experience: 9+ years Mandatory skills: UVM/SV and Synopsys

Easy Apply

Contract, Third Party

Depends on Experience

Formal Design verification Lead Engineer

Sunnyvale, California

•

2d ago

Job Title: Formal DV Lead Engineer Location: Sunnyvale, CA Mode of hiring: Fulltime Design verification, Formal DV, Jasper, Formality, SV/UVM, SoC, IP, Code coverage, Functional Coverages Job Description & Skill Requirement: As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP's (CPU, Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power managem

Easy Apply

Contract

$180,000 - $250,000

SOC Design Verification Engineer

Santa Clara, California

•

Yesterday

Job Description: Minimum Qualifications Track record of 'first-pass success' in ASIC development cycles.Bachelor s degree in computer science, Computer Engineering, relevant technical field, or equivalent practical experience.8 to 10 years of hands-on experience in System Verilog/UVM methodologyExperience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation.Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools an

Easy Apply

Third Party, Contract

Depends on Experience

Senior Design Verification Engineer

Dice Job Match Score™

Dice Job Match Score™

Job Details

Skills

Summary

Similar Jobs

Dice Job Match Score™

Sridevi Kolusu