FPGA Verification Engineer - Xyant Services, Inc. - Santa Clara, CA, US | Dice.com

Xyant Services, Inc.

Apply Now

FPGA Verification Engineer

Santa Clara, CA, US • Posted 7 hours ago • Updated 7 hours ago

Contract W2

On-site

Depends on Experience

Apply Now

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Fitment

Dice Job Match Score™

📋 Comparing job requirements...

Job Details

Skills

FPGA
Verification
System Verilog
UVM

Summary

Job Description:

We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team. In this role, you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability. You will work closely with design engineers to develop and execute verification plans, identify and debug issues, and contribute to the overall quality of our products.
Key Responsibilities:

Develop and execute comprehensive verification plans for FPGA designs.
Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog).
Write and debug test cases to verify functionality, performance, and corner cases.
Perform code coverage and functional coverage analysis.
Identify and debug issues, working closely with design engineers to resolve them.
Document verification results and provide clear and concise reports.
Participate in design reviews and contribute to the overall verification strategy.
Stay up-to-date with the latest verification methodologies and tools.

Skills Required:

Strong understanding of FPGA design principles and architectures.
Proficiency in SystemVerilog and UVM verification methodology.
Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS).
Knowledge of code coverage and functional coverage analysis.
Excellent debugging and problem-solving skills.
Strong communication and collaboration skills.

Requirements:

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
3+ years of experience in FPGA verification.
Experience with scripting languages (e.g., Python, Perl).
Familiarity with hardware description languages (e.g., VHDL, Verilog).

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91089022
Position Id: 8808480
Posted 7 hours ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

FPGA Verification Engineer

Santa Clara, California

•

21d ago

Role: FPGA Verification Engineer Duration: 12 Months Location: Santa Clara, CA Job Description: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team. In this role, you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability. You will work closely with design engineers to develop and execute verification plans, identify and debug issues, and contribute to the overall quality of our

Easy Apply

Contract, Third Party

Depends on Experience

Senior FPGA Verification Engineer

Santa Clara, California

•

Today

3+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS) Experience with code and functional coverage analysis Proficient in debugging and problem-solving Scripting experience in Python or Perl Knowledge of Verilog and/or VHDL

Easy Apply

Full-time

Depends on Experience

Lead Digital Design Verification Engineer/FPGA

Santa Clara, California

•

5d ago

Develop and maintain test benches using UVM/SystemVerilog.Write and debug test cases for functional and performance validation.Identify and resolve design issues in collaboration with engineering teams.Participate in design reviews and contribute to verification strategy.Stay current with the latest verification tools and methodologies.Strong knowledge of FPGA, ASIC, and RTL design.Hands-on experience with SystemVerilog, UVM, and tools like QuestaSim, VCS, or Haps.Familiar with Linux and scripti

Easy Apply

Full-time

Depends on Experience

Design Verification Engineer, FPGA

Sunnyvale, California

•

30+d ago

Job Responsibilities: Assist with the planning, architecture, development, and use of configurable, self-checking testbenches implemented in System Verilog/UVMDevelop constrained-random, metric-driven test plans and strategies to verify FPGAs performing signal processing and control functionsCollect and analyze coverage metrics, then use that information to improve the effectiveness of testcases;Enhance your leadership skills while contributing to a dynamic DV teamCreate reusable Verification IP

Easy Apply

Contract

$50 - $80

FPGA Verification Engineer

Dice Job Match Score™

Dice Job Match Score™

Job Details

Skills

Summary

Similar Jobs

Dice Job Match Score™

Karthik Jaga