DFT / ATPG Engineer - Cynet Systems - Santa Clara, CA, US | Dice.com

Cynet Systems

Apply Now

DFT / ATPG Engineer

Santa Clara, CA, US • Posted 1 day ago • Updated 1 day ago

Contract Corp To Corp

Contract W2

On-site

Depends on Experience

Apply Now

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Fitment

Dice Job Match Score™

✨ Finding the perfect fit...

Job Details

Skills

ATPG
Collaboration
Communication
DFT
Data Compression
IP
Integrated Circuit
Intellectual Property
Linux

Summary

We are looking for DFT / ATPG Engineer for our client in Santa Clara, CA

Job Title: DFT / ATPG Engineer

Job Location: Santa Clara, CA

Job Type: Contract

Job Description:

Pay Range: $82hr - $103hr

The DFT Design Engineer will be part of the DFT design team responsible for scan/ATPG testing of advanced SoCs.
This role includes developing chip-level flows, pattern retargeting and simulation, scan timing simulations, and collaborating with test engineering teams for successful silicon bring-up of scan patterns.

Responsibilities:

Perform scan/ATPG testing of leading-edge SoCs.
Participate in chip-level flow development, pattern retargeting, and simulation.
Generate and simulate test patterns and perform scan timing simulations.
Collaborate with test engineering teams to ensure successful silicon bring-up of scan patterns.

Experience:

Experience with Tessent Streaming Scan Network (SSN) and hands-on experience with retargeting flows.
Experience in creating and implementing complex chip-level DFT flows.
Proficient in DFT implementation including Scan and Scan Compression at IP and SoC levels.
Experience with DFT tools, ATPG (Stuck-At, At-Speed, Path-Delay), and scan compression.
Proficient in logic design using Verilog and experienced in synthesis and STA.
Experience with simulation in RTL, Gate, and SDF environments.
Strong communication skills and ability to work effectively in cross-continental team environments.
Comfortable working in a Linux environment and proficient in scripting languages such as Perl and Tcl.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10516350
Position Id: CA_DAEF_1104
Posted 1 day ago

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

San Jose, California

•

Today

Hi, This is Sandip from Stellent IT, I am working on the below urgent requirement. Please share your resume at , if you are interested. EDA Product Engineer Signal & Power Integrity / 3D EM Tools Remote Long Term Contract Leading EDA vendor's Product Engineering team to evolve their flagship SI/PI and 3D electromagnetic simulation suite. You'll own inter-tool integrations, usability, and customer-driven enhancements - turning field feedback into production-ready features. What You'll Do Dev

Easy Apply

Contract, Third Party

$market rate

Analog/Mixed-Signal Verification Engineer | Full-Time

San Jose, California

•

Today

Cohesive Technologies is a global IT Services & Solutions company providing IT Staffing Services and Application Development Services necessary for technology leaders to deliver business value. We help our people and clients succeed by leveraging our expertise, deep industry and market knowledge, proprietary assessment tools and techniques, and project delivery methodologies. Through relationships with thousands of specialized professionals, we bring an unparalleled ability to match talent with

Easy Apply

Full-time, Third Party

DFT / ATPG Engineer

Hybrid in San Jose, California

•

2d ago

Title: DFT / ATPG Engineer Candidate must be able to come onsite to San Jose, CA 3 days per week Interview - Onsite Top 3-5 Must Have Skills for this role: - Siemens Tessent ATPG - Siemens Tessent SSN THE PERSON: We are looking for candidates that arestrong DFT/ATPG engineersthat can work on tight timelines, with a global team and be able to communicate effectively to cross-functioning technical teams. Strong DFT skills will be put to good use in a technically challenging environment. JOB DU

Easy Apply

Contract

Depends on Experience

Design Engineer IV

Sunnyvale, California

•

Today

Design Engineer IV BCforward is seeking an FPGA Designer to work onsite in Sunnyvale CA FPGA Design Engineer Start/End Dates: 11/12/2025 - 11/11/2026 Location: US - CA - Sunnyvale - Onsite Job Title: Core Engineering - Design Engineer IV .As a FPGA Design Engineer within the multidisciplinary Prototyping Team, you will employ your expertise in problem solving and prototyping to accelerate product development across hardware organization. You will collaborate with teams within Hardware Engine

Contract

DFT / ATPG Engineer

Dice Job Match Score™

Dice Job Match Score™

Job Details

Skills

Summary

Similar Jobs

Dice Job Match Score™