ASIC Verification Engineer Jobs

Refine Results
21 - 40 of 102 Jobs

ASIC Verification Engineer

Yoh - A Day & Zimmerman Company

Remote or Monte Sereno, California, USA

Full-time

ASIC Verification Engineer Reviewing the product designs and noting likely points of failure. Designing verification methodology based on product designs and failure points. Determining testing environments and verification tools. Planning the method of sequence for testing operations. Instituting and tweaking testing mechanisms and protocols. Writing up final test procedures and training QC staff. Qualificatios Bachelor s or Master s in Electrical or Computer Science 4 years of Design Verificat

GPU Verification Engineer

Wise Equation Solutions Inc.

San Jose, California, USA

Full-time

Role: GPU Verification Engineer Location: Austin TX/ San Jose, CA (Onsite) Full Time Hire or Contract W2 Job Description: Senior ASIC Verification Engineer to work on GPU Top Verification ASIC verification experience including development of verification strategy, test plans, tests, testbench components as well as regression triage, debug, and coverage closure Expertise in C, C++, and System Verilog Experience with industry standard design, verification, and debug tools Strong programming and s

Senior Front-End ASIC Engineer

DivTek Global Solutions Inc.

San Jose, California, USA

Full-time

Job Title: Senior Front-End ASIC Engineer Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: This is a full-time role, directly employed position through the client. Work Schedule Type: This is a hybrid position Relocation: Relocation assistance available Job Description Our client is seeking a Senior Front-End ASIC Engineer to join their elite engineering team. This is a unique op

Senior Software Engineer, ASIC Verification Tools

NVIDIA Corporation

Santa Clara, California, USA

Full-time

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology-and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.

Physical Design Engineer Custom ASIC / SoC

DivTek Global Solutions Inc.

San Jose, California, USA

Full-time

Job Title: Physical Design Engineer Custom ASIC / SoC Hybrid San Jose, CA Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: This is a full-time role, directly employed position through the client. Work Schedule Type: This is a hybrid position Relocation: Relocation assistance available Position Overview Physical Design Engineer: We are seeking a hands-on Physical Design Engineer w

ASIC Engineer, Design Verification

Meta Platforms, Inc. (f/k/a Facebook, Inc.)

Remote

Full-time

Meta Platforms, Inc. (f/k/a Facebook, Inc.) has the following positions in Menlo Park, CA ASIC Engineer, Design Verification: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification and develop functional tests based on verification test plan. Telecommute from anywhere in the U.S. permitted. (ref. code REQ-2506-152460: $238,228/year - $287,650/year). Individual pay is determined by skills, qualifications, experience, and loca

Sr. Package Design Engineer ASIC/SOC

DivTek Global Solutions Inc.

San Jose, California, USA

Full-time

Job Title Sr. Package Design Engineer ASIC/SOC Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: This is a full-time role, directly employed position through the client. Work Schedule Type: This is a hybrid position Relocation: Relocation assistance available The Role: Sr. Package Design Engineer We are seeking a highly experienced Package Design Engineer with 7+ years of hands-on

ASIC Engineer, Senior Staff, Physical Verification

Juniper Networks

Sunnyvale, California, USA

Full-time

At Juniper, we believe the network is the single greatest vehicle for knowledge, understanding, and human advancement the world has ever known. To achieve real outcomes, we know that experience is the most important requirement for networking teams and the people they serve. Delivering an experience-first, AI-Native Network pivots on the creativity and commitment of our people. It requires a consistent and committed practice, something we call the Juniper Way. Job Description for an ASIC Physi

GPU Verification Engineer (with ASCI Verification)

TechSynergy Sources

San Jose, California, USA

Full-time

Senior ASIC Verification Engineer to work on GPU Top Verification ASIC verification experience including development of verification strategy, test plans, tests, testbench components as well as regression triage, debug, and coverage closure Expertise in C, C++, and System Verilog Experience with industry standard design, verification, and debug tools Strong programming and scripting experience in C/C++, Perl, or Python that uses suitable algorithms, data structures, and error handling End to End

ASIC Engineer, Formal Verification

Veear

Sunnyvale, California, USA

Contract

Requirements: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.5+ years of experience in Formal VerificationExperience with Formal Verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etcProven understanding of Formal Verification methodologies, complexity reduction techniques and abstraction techniquesProven analytical skills to craft Client solutions to tackle industry-le

ASIC Design Engineer STA & SDC Specialist

Della Infotech

San Jose, California, USA

Third Party, Contract

Minimum Qualifications Bachelor's Degree in Electrical or Computer Engineering with 7+ years of ASIC or related experience or Master's Degree in Electrical or Computer Engineering with 5+ years of ASIC or related experience Experience with block/full chip SDC development in functional and test modes. Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus Understanding of related digital design concepts (eg. clocking and async boundaries) Experience

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal)

Boeing Company

Tukwila, Washington, USA

Full-time

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers (Lead, Senior or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Tukwila or Kent, WA. From complex digitally beamformed phased arrays for constellation satellite programs to computi

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal)

Boeing Company

Huntington Beach, California, USA

Full-time

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers (Lead, Senior or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Huntington Beach or El Segundo, CA. From complex digitally beamformed phased arrays for constellation satellite prog

ASIC/FPGA Design and Verification Engineer (Experienced, Lead or Senior)

Boeing Company

Tukwila, Washington, USA

Full-time

ASIC/FPGA Design and Verification Engineer (Experienced, Lead or Senior) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for an ASIC and/or FPGA Design and Verification Engineer (Experienced, Lead or Senior) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Kent or Tukwila, WA. Our site enjoys every other Friday off a part of our 9/80 flexible schedule! We also get to enjoy 4+ we

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal)

Boeing Company

Fairfax, Virginia, USA

Full-time

ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or Principal) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC and/or FPGA Design and Verification Engineers (Lead, Senior or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Fairfax, VA. From complex digitally beamformed phased arrays for constellation satellite programs to computing and n

Custom SOC IP Verification Engineer

NVIDIA Corporation

Santa Clara, California, USA

Full-time

NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking for special individuals with desire to deliver innovative products. Together, we will build the next generation of life changing custom SOCs! If you are a motivated individual that understands how complex SOC and IPs are built, has intimate knowledge of client requirements, and understand various development cycles, this is your place to be. This role specifically req

Senior ASIC Engineer, Static Timing Analysis

Infobahn Softworld Inc.

Santa Clara, California, USA

Contract, Third Party

Role Title: Senior ASIC Engineer, Static Timing Analysis Location: San Jose, CA Onsite Alternate location: Colorado office - Longmont Remote is an option for right fit Duration: 12+ months contract Description: Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks Requires a mix of SDC knowledge, EDA

ASIC Implementation Engineer

Broadcom Corporation

San Jose, California, USA

Full-time

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Job Description: ASIC implementation engineer with demonstrated expertise in multiple disciplines including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and analysis, timing closure, signal integrity and

ASIC/SOC Emulation Engineer

INFT Solutions inc

US

Full-time, Part-time, Third Party, Contract

Role: ASIC/SOC Emulation Engineer Work location: Santa Clara, CA. Job Description: "ASIC Emulation Engineer Develop emulation testbenches in System Verilog and/or C/C++. Deliver emulation and prototyping models from RTL on industry standard emulation and prototyping platforms. Build and execute emulation test plan to ensure quality of the models and assist pre-silicon validation. Drive emulation methodologies for HW verification and SW development. Develop emulation tools, workflows, and infras

ASIC Hardware Design Engineer - New College Grad 2025

NVIDIA Corporation

Austin, Texas, USA

Full-time

NVIDIA has been redefining computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's motivated by great technology-and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent.