Memory Jobs

1 - 20 of 22 Jobs

DDR Memory System Validation EngineerJob Title - DDR Memory System Validation Engineer

JobotCompany Name - Jobot

•

Atlanta, Georgia, USA

Full-time

Generous bonus, relocation assistance and/or sponsorship available for qualified applicants! This Jobot Job is hosted by: Karyn Spies Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. Salary: $125,000 - $225,000 per year A bit about us: Leading IC design company dedicated to providing high-performance, low-power IC solutions for cloud computing and data center markets. These products are designed for a variety of memory modules to enable high-speed,

HBM/Memory Post Silicon Engineer, Annapurna LabsJob Title - HBM/Memory Post Silicon Engineer, Annapurna Labs

Annapurna Labs (U.S.) Inc.Company Name - Annapurna Labs (U.S.) Inc.

•

Austin, Texas, USA

Full-time

Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Hardware Design Engineers to build the next generation of our cloud server infrastructure. Our success depends on our world-class server infrastructure; we're handling massive

HBM/Memory Post Silicon Engineer, Annapurna LabsJob Title - HBM/Memory Post Silicon Engineer, Annapurna Labs

Annapurna Labs (U.S.) Inc.Company Name - Annapurna Labs (U.S.) Inc.

•

Austin, Texas, USA

Full-time

Sr Staff Hardware Engineer - Memory Diagnostics & YieldJob Title - Sr Staff Hardware Engineer - Memory Diagnostics & Yield

Qualcomm TechnologiesCompany Name - Qualcomm Technologies

•

San Diego, California, USA

Full-time

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > Hardware Engineering General Summary: The Yield and Diagnostics group is responsible for driving post-silicon debug and yield improvement on leading-edge technologies for Qualcomm 5G products in advanced semiconductor process nodes (FinFET, GAA, etc). In this role, you will be a member of a global technical team working with Design, Process, Product, Test, and Failure Analysis teams, as well as EDA Software ve

GPU Architect Memory HierarchyJob Title - GPU Architect Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

Santa Clara, California, USA

Full-time

Summary Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Do you love working on challenges that no one has solved yet? Join us to

GPU Design Engineer Memory HierarchyJob Title - GPU Design Engineer Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

Santa Clara, California, USA

Full-time

Signal Integrity Engineer Memory InterfaceJob Title - Signal Integrity Engineer Memory Interface

Apple, Inc.Company Name - Apple, Inc.

•

Santa Clara, California, USA

Full-time

Summary In this position, you will work with the team that develops SOCs used within Apple's mobile devices. You will be specifically responsible for memory interface signal integrity for Apple SoCs, covering the span from package to board. Prior design and modeling experience with DDR3/4 or LPDDR3/4 interfaces is a must-have. Key Qualifications We are looking for someone who is familiar with signal and power integrity issues of memory interfacesPrior experience working with actual product pa

GPU Design Engineer Memory HierarchyJob Title - GPU Design Engineer Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

Santa Clara, California, USA

Full-time

Silicon Validation Software Engineer: CPU and Memory HierarchyJob Title - Silicon Validation Software Engineer: CPU and Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

San Diego, California, USA

Full-time

Summary Would you like to work on SW that runs on every Apple phone, pad, and Mac computer in the world? Join our team of experienced SW engineers and debuggers in validating Apple's world class silicon. In this highly visible role you will be writing functional validation SW for the CPUs, caches, and memory subsystem of our SoCs, with the aim of identifying logic design and circuit bugs. You will be a SW developer for a system validation tool used widely across Apple's Silicon Engineering grou

Signal Integrity Engineer Memory InterfaceJob Title - Signal Integrity Engineer Memory Interface

Apple, Inc.Company Name - Apple, Inc.

•

Santa Clara, California, USA

Full-time

Silicon Validation Software Engineer: CPU and Memory HierarchyJob Title - Silicon Validation Software Engineer: CPU and Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

Austin, Texas, USA

Full-time

Silicon Validation Software Engineer: CPU and Memory HierarchyJob Title - Silicon Validation Software Engineer: CPU and Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

Beaverton, Oregon, USA

Full-time

SoC Memory Subsystem Validation Engineering Program ManagerJob Title - SoC Memory Subsystem Validation Engineering Program Manager

Apple, Inc.Company Name - Apple, Inc.

•

San Diego, California, USA

Full-time

Summary Come and join the team that crafted the M1/M2! Apple makes the greatest SoCs in the world; to do that takes thousands of employees, multiple years and very significant R&D spending. To make the best use of those employees, time and money requires excellent methodologies and structures. As we continue to expand and mature, the processes used to develop these SOCs must be improved.As a Memory Subsystem Validation and Debug Program Manager, you will drive the memory subsystem readiness for

Silicon Validation Software Engineer: CPU and Memory HierarchyJob Title - Silicon Validation Software Engineer: CPU and Memory Hierarchy

Apple, Inc.Company Name - Apple, Inc.

•

Cupertino, California, USA

Full-time

SoC Memory Subsystem Validation Engineering Program ManagerJob Title - SoC Memory Subsystem Validation Engineering Program Manager

Apple, Inc.Company Name - Apple, Inc.

•

Cupertino, California, USA

Full-time

Summary Come and join the team that crafted the M1/M2! Apple makes the greatest SoCs in the world; to do that takes thousands of employees, multiple years and very significant R&D spending. To make the best use of those employees, time, and money requires excellent methodologies and structures. As we continue to expand and mature, the processes used to develop these SOCs must be improved.As a Memory Subsystem Validation and Debug Program Manager, you will drive the memory subsystem readiness fo

Principal Memory Systems EngineerJob Title - Principal Memory Systems Engineer

Qualcomm TechnologiesCompany Name - Qualcomm Technologies

•

San Diego, California, USA

Full-time

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > Systems Engineering General Summary: The role of aMemory System EngineeratQualcomminvolves critical responsibilities related to memory subsystem architecture, memory system KPI optimization and new memory platform development with Qualcomm internal teams. Here are the key aspects of this position: Memory System Expertise: As a senior memory system engineer, you'll need adeep understandingof SoC memory subsyst

Memory DesignerJob Title - Memory Designer

Qualcomm TechnologiesCompany Name - Qualcomm Technologies

•

San Diego, California, USA

Full-time

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > ASICS Engineering General Summary: This position involves designing and implementing low-power, high performance, area-efficient embedded memory circuits and architectures. As part of the Memory IP team, you will take innovative and revolutionary ideas and turn them into reality in Qualcomm's Snapdragon products. This is a highly visible role where your design will highly influence various parts of CPU/GPU/Mod

Principal SoC Memory Subsystem ArchitectJob Title - Principal SoC Memory Subsystem Architect

Samsung Electronics AmericaCompany Name - Samsung Electronics America

•

Austin, Texas, USA

Full-time

Position Summary Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy - the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the wo

100% Remote- Memory Controller Systems Architect @ San Jose, CAJob Title - 100% Remote- Memory Controller Systems Architect @ San Jose, CA

Kutir IncCompany Name - Kutir Inc

•

San Jose, California, USA

Third Party, Contract

Hi, Please check the job description as below and let me know you if you would be interested and available. Please let me know your available time for a quick call Memory Controller Systems Architect San Jose, CA 6+ Months Responsibilities include, but not limited to: Modeling and analysis of system cache, memory controller scheduling algorithms, and features Develop tests, testplans and testing infrastructure for new architecture/features Developing, evaluating and optimizing new memory/st

Memory Subsystem Performance ArchitectJob Title - Memory Subsystem Performance Architect

Qualcomm TechnologiesCompany Name - Qualcomm Technologies

•

San Diego, California, USA

Full-time

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > ASICS Engineering General Summary: The infrastructure IP Team consists of a multi-disciplinary group involved in the definition and design of Platform infrastructure HW components such as Memory controllers, System cache, System MMU and Interconnect that are implemented in all Qualcomm SoCs. This position primarily involves studying System Performance using cycle-accurate/approximate models and support both In