Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.
Description
APPLE INC has the following available in Cupertino, California and various unanticipated locations throughout the USA. Responsible for the complete lifecycle of FPGA platforms, from architecture and hardware selection to implementation and bring-up. Work with cross-functional teams to prototype new features and perform critical pre-silicon validation. Drive system bring-up and debug after tape-out, ensuring a smooth path to production. Architect and maintain a common design platform for both ASIC and FPGA, with considerations for memories, I/O, and advanced clocking schemes. Own the complete FPGA implementation flow, from synthesis and place and route to timing closure and bitstream generation. Develop RTL and software for FPGA prototyping and validation; maintain FPGA simulation environment. Partner with silicon validation team on silicon and firmware validation. Drive silicon bring-up, collaborate with cross-functional teams on module bring-up and product integration. Collaborate with board design team on prototype/validation platform development. 40 hours/week. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $221,374 - $277,600/yr and your base pay will depend on your skills, qualifications, experience, and location.
PAY & BENEFITS: Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits: ;br>
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Minimum Qualifications
Bachelor's degree or foreign equivalent in Electrical Engineering or related field and 3 years of experience in the job offered or related occupation.
Experience and/or education must include:
Utilizing Verilog or System Verilog to write RTL for FPGA designs
Performing FPGA Synthesis, Place & Route, and timing optimization to generate FPGA bitstream
Utilizing scripting languages including Python, TCL and Perl to automate FPGA build and validation
Developing RTL simulation environments to execute FPGA validation
Utilizing CDC and multiple clock domains knowledge to fix timing issues
Interpreting board schematics to assist in the development and debugging of validation boards and platforms
Operating lab equipment, including oscilloscope and logic analyzer, to test and troubleshoot issues
Designing and validating high-speed interfaces
Managing common design platforms for ASIC and FPGA prototyping, including memories, I/O Pads, and clock network
Preferred Qualifications
N/A
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
- Dice Id: 90733111
- Position Id: df1542c763f930014ec89b2ee44187a7
- Posted 3 days ago
