Search Jobs | Dice.com

1 results (1 new)

Group by company

Staff Engineer CPU design, RTL , Physical Design (PD)

Info Way Solutions

Hybrid in San Diego, California • Today

Easy Apply

Contract

60 - 65

Job Details

Skills

ASIC
CPU
DFT
Design Review
Digital Design

Summary

Job Summary

Qualcomm is seeking a highly skilled Staff Engineer with strong experience in CPU design, RTL development, and/or Physical Design (PD) to work on next-generation high-performance, low-power SoCs and CPU architectures.

The ideal candidate will have hands-on experience in ASIC/SoC development, strong understanding of CPU microarchitecture and digital design, and the ability to work across RTL, synthesis, physical implementation, timing, power, and area optimization. The engineer will collaborate closely with Architecture, RTL, Design Verification, Physical Design, DFT, CAD, Power, and Post-Silicon teams.

Key Responsibilities

Design and optimize high-performance CPU/SoC blocks from microarchitecture through RTL and physical implementation.
Develop, review, and refine Verilog/SystemVerilog RTL.
Participate in microarchitecture definition and design trade-offs targeting Power, Performance, and Area (PPA).
Work closely with Physical Design teams on synthesis, floorplanning, placement, CTS, routing, timing closure, and signoff.
Analyze and resolve timing, congestion, power, area, and design-closure issues.
Support RTL-to-GDS implementation and identify RTL changes required for physical convergence.
Perform or support STA/MMMC analysis, constraint development, and timing optimization.
Collaborate with verification teams on functional verification, coverage, debugging, and design quality.
Work with DFT, CAD, and implementation teams to resolve complex design issues.
Develop automation and productivity solutions using Python, Tcl, Perl, or Shell.
Participate in design reviews and provide technical leadership on critical design problems.
Mentor junior engineers and contribute to methodology and flow improvements.

Required Qualifications

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
4–10 years of experience in ASIC/SoC, CPU, RTL, or Physical Design.
Strong understanding of digital design and ASIC development flows.
Hands-on experience with Verilog/SystemVerilog.
Strong understanding of CPU/microprocessor architecture is highly preferred.
Experience with one or more of:
- RTL design
- Logic design
- Synthesis
- Physical Design
- Static Timing Analysis
- Timing closure
- PPA optimization
- SoC integration
Experience working in Linux/Unix environments.
Strong scripting/programming skills in Python, Tcl, Perl, or Shell.
Strong debugging, analytical, and problem-solving skills.

Preferred Qualifications

CPU / RTL

Experience with CPU pipeline architecture, including Fetch, Decode, Rename, Execute, Load/Store, Cache, MMU, or Branch Prediction.
Experience with out-of-order execution, memory hierarchy, or processor microarchitecture.
Strong RTL coding and microarchitecture implementation experience.
Knowledge of CDC, lint, synthesis, formal verification, and low-power design.

Physical Design

Experience with complete RTL-to-GDSII flow.
Floorplanning, power planning, placement, CTS, routing, and timing closure.
Experience with Cadence Innovus and/or Synopsys Fusion Compiler.
Experience with PrimeTime STA.
MMMC timing analysis and advanced-node implementation.
Experience with IR drop, EM, signal integrity, crosstalk, ECOs, and physical verification.
Knowledge of UPF and low-power implementation.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 90769335A
Position Id: 9078629
Posted 2 hours ago

Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Contact the job poster

Nancy Infoway

Recruiter @ Info Way Solutions

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Staff Engineer

San Diego, California

•

4d ago

Qualcomm-- San Diego, CACompany:Qualcomm Experience:410 years Location:San Diego, CAJob SummaryQualcomm is seeking a highly skilledStaff Engineerwith strong experience inCPU design, RTL development, and/or Physical Design (PD)to work on next-generation high-performance, low-power SoCs and CPU architectures.The ideal candidate will have hands-on experience inASIC/SoC development, strong understanding of CPU microarchitecture and digital design, and the ability to work acrossRTL, synthesis, physic

Easy Apply

Contract, Third Party

55 - 60

CPU Physical Design Engineer, San Diego

San Diego, California

•

Today

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > CPU Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what\'s possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm CPU Engineer, you will lead innovative Central Processing Unit (CPU) design efforts that have a critical impact on industries across the world. Qualcomm Engine

Full-time

Compensation information provided in the description

Hardware Design Engineer - Graphics Silicon Implementation

San Diego, California

•

Today

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: Qualcomm CDMA Technologies, is the world leader in wireless ICs powering the majority of 3G & 4G devices and the largest fabless semiconductor company in the world. The Graphics team is looking for an Engineer to work on QUALCOMMs Adreno Graphics cores in the area of implementation and methodology. The successful candidate will work in Adreno GPU team and will be responsible

Full-time

Compensation information provided in the description

Hardware Design Engineer - Graphics Silicon Implementation

San Diego, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: Qualcomm CDMA Technologies, is the world leader in wireless ICs powering the majority of 3G & 4G devices and the largest fabless semiconductor company in the world. The Graphics team is looking for an Engineer to work on QUALCOMMs Adreno Graphics cores in the area of implementation and methodology. The successful candidate will work in Adreno GPU team and will be respon

Full-time

USD 161,800.00 - 242,600.00 per year

Job Details

Skills

ASIC
CPU
DFT
Design Review
Digital Design

Summary

Job Summary

Key Responsibilities

Design and optimize high-performance CPU/SoC blocks from microarchitecture through RTL and physical implementation.
Develop, review, and refine Verilog/SystemVerilog RTL.
Participate in microarchitecture definition and design trade-offs targeting Power, Performance, and Area (PPA).
Work closely with Physical Design teams on synthesis, floorplanning, placement, CTS, routing, timing closure, and signoff.
Analyze and resolve timing, congestion, power, area, and design-closure issues.
Support RTL-to-GDS implementation and identify RTL changes required for physical convergence.
Perform or support STA/MMMC analysis, constraint development, and timing optimization.
Collaborate with verification teams on functional verification, coverage, debugging, and design quality.
Work with DFT, CAD, and implementation teams to resolve complex design issues.
Develop automation and productivity solutions using Python, Tcl, Perl, or Shell.
Participate in design reviews and provide technical leadership on critical design problems.
Mentor junior engineers and contribute to methodology and flow improvements.

Required Qualifications

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
4–10 years of experience in ASIC/SoC, CPU, RTL, or Physical Design.
Strong understanding of digital design and ASIC development flows.
Hands-on experience with Verilog/SystemVerilog.
Strong understanding of CPU/microprocessor architecture is highly preferred.
Experience with one or more of:
- RTL design
- Logic design
- Synthesis
- Physical Design
- Static Timing Analysis
- Timing closure
- PPA optimization
- SoC integration
Experience working in Linux/Unix environments.
Strong scripting/programming skills in Python, Tcl, Perl, or Shell.
Strong debugging, analytical, and problem-solving skills.

Preferred Qualifications

CPU / RTL

Experience with CPU pipeline architecture, including Fetch, Decode, Rename, Execute, Load/Store, Cache, MMU, or Branch Prediction.
Experience with out-of-order execution, memory hierarchy, or processor microarchitecture.
Strong RTL coding and microarchitecture implementation experience.
Knowledge of CDC, lint, synthesis, formal verification, and low-power design.

Physical Design

Experience with complete RTL-to-GDSII flow.
Floorplanning, power planning, placement, CTS, routing, and timing closure.
Experience with Cadence Innovus and/or Synopsys Fusion Compiler.
Experience with PrimeTime STA.
MMMC timing analysis and advanced-node implementation.
Experience with IR drop, EM, signal integrity, crosstalk, ECOs, and physical verification.
Knowledge of UPF and low-power implementation.

Dice Id: 90769335A
Position Id: 9078629
Posted 2 hours ago

Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Contact the job poster

Nancy Infoway

Recruiter @ Info Way Solutions

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Staff Engineer

San Diego, California

•

4d ago

Easy Apply

Contract, Third Party

55 - 60

CPU Physical Design Engineer, San Diego

San Diego, California

•

Today

Full-time

Compensation information provided in the description

Hardware Design Engineer - Graphics Silicon Implementation

San Diego, California

•

Today

Full-time

Compensation information provided in the description

Hardware Design Engineer - Graphics Silicon Implementation

San Diego, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: Qualcomm CDMA Technologies, is the world leader in wireless ICs powering the majority of 3G & 4G devices and the largest fabless semiconductor company in the world. The Graphics team is looking for an Engineer to work on QUALCOMMs Adreno Graphics cores in the area of implementation and methodology. The successful candidate will work in Adreno GPU team and will be respon

Full-time

USD 161,800.00 - 242,600.00 per year