Position: DFT MBIST Staff Engineer
Location – Remote (Willing to work in PST time zone)
Rate –$70/hr on C2C
Any Visa
Position Summary: We are looking for a highly experienced Senior MBIST Contractor to join our SoC Design-for-Test (DFT) team. The role is focused on hands-on Memory BIST implementation using Synopsys MBIST (SMS). The ideal candidate is an independent contributor who can own the complete MBIST flow from insertion through verification, simulation, pattern generation, and Silicon bring-up with minimal supervision.
Responsibilities:
· Perform MBIST insertion for complex SoC designs using Synopsys SMS.
· Integrate and verify MBIST at the top level.
· Develop, execute, and debug MBIST simulations using Synopsys VCS, including:
Ø RTL
Ø No-delay gate level simulations
Ø With-delay (timing-aware) simulations
· Generate and validate MBIST test patterns using Vecgen.
· Debug RTL, simulation, and MBIST integration issues.
· Support silicon bring-up, characterization, and post-silicon debug related to MBIST, memory failures, and DFT infrastructure.
· Work closely with DFT, RTL, Physical Design, and Product Engineering teams to resolve implementation issues.
· Drive issue resolution independently and document implementation flows and debug findings.
Required Qualifications
· 8+ years of hands-on DFT experience, with significant focus on MBIST.
· Strong experience with Synopsys MBIST (SMS), preferably SMS6 and/or SMS5.
· Proficiency with Synopsys VCS for MBIST verification and simulation.
· Deep understanding of the complete MBIST flow:
Ø MBIST insertion
Ø Top-level integration
Ø Verification
Ø Pattern generation (Vecgen)
Ø Diagnostics
Ø Simulation and debug
· Strong understanding of MBIST test algorithms (e.g., March algorithms) and memory repair schemes (BIRA/BISR, redundancy analysis, spare row/column allocation).
· Experience running and debugging:
Ø No-delay simulations
Ø With-delay simulations
· Experience supporting silicon bring-up, post-silicon debug, and root-cause analysis of MBIST and memory-related failures.
· Strong debugging and root-cause analysis skills across RTL, MBIST, and simulation environments.
· Ability to work independently with minimal supervision.
· Experience with large, complex SoC designs containing multiple memory instances.
· Familiarity with Verilog/SystemVerilog and standard DFT methodologies.
Preferred Qualifications
· Experience with advanced SoC DFT integration.
· Familiarity with ATPG and scan insertion flows.
· Experience with scripting (Tcl, Perl, or Python) to automate MBIST flows and debug.
· Experience working in fast-paced semiconductor product development.
Key Skills
· Synopsys MBIST (SMS5/SMS6)
· Synopsys VCS
· MBIST insertion
· Top-level MBIST verification
· VecGen pattern generation
· MBIST diagnostics
· MBIST repair schemes and memory test algorithms
· No-delay, with-delay simulation and debug
· Silicon bring-up and post-silicon debug
· SoC DFT integration
· Tcl / Perl / Python scripting
· Strong communication skills
· Self-motivated and capable of working independently
