3 results (0 new)

Group by company

Sivaltech

San Diego, California • Yesterday

Easy Apply

Full-time, Third Party

180,000 - 200,000

ASIC Implementation Engineer PD

Broadcom Corporation

Remote or San Jose, California • Today

Full-time

USD 121,900.00 - 195,000.00 per year

Oracle PLM Consultant

Next Level Business Services, Inc.

Remote • 28d ago

Easy Apply

Contract, Third Party

Depends on Experience

Job Details

Skills

ASIC
DFT
Data Analysis
EDA
Fusion
ICC
Information Retrieval
International Relations
System On A Chip
Static Timing Analysis
Semiconductors
Python
Synopsys

Summary

🚀 We''re Hiring: Senior Physical Design (PD) Engineer

📍 Location: Bay Area, CA (Onsite)
💼 Experience: 8+ Years

Sivaltech is looking for an experienced Senior Physical Design (PD) Engineer to join our semiconductor team. If you have expertise in advanced-node ASIC physical design and are passionate about delivering high-quality silicon, we''d love to connect with you!

Key Responsibilities

Perform end-to-end ASIC physical design implementation from netlist to GDSII.
Drive Floorplanning, Placement, Clock Tree Synthesis (CTS), Routing, and Physical Optimization.
Perform Static Timing Analysis (STA) and timing closure.
Resolve setup/hold violations, signal integrity, IR drop, and EM issues.
Execute physical verification (DRC/LVS) and ECO implementation.
Collaborate with RTL, Design Verification, DFT, and STA teams to achieve successful tape-outs.
Support advanced technology nodes and multiple ASIC tape-outs.

Required Skills

8+ years of ASIC Physical Design experience.
Strong expertise in:
- Floorplanning
- Placement
- CTS
- Routing
- Physical Implementation
- Timing Closure
- STA
- Physical Verification
Hands-on experience with industry-standard EDA tools such as:
- Synopsys ICC2 / Fusion Compiler / PrimeTime
- Cadence Innovus / Tempus
- Calibre
Strong scripting skills in Tcl, Perl, Python, or Shell.
Experience with advanced process nodes (7nm, 5nm, 3nm, or below) is preferred.

Why Join Us?

Work on cutting-edge semiconductor technologies.
Collaborate with experienced engineering teams.
Contribute to innovative ASIC and SoC development programs.

📩 Interested? Please share your resume or reach out to discuss this opportunity.

#Hiring #PhysicalDesign #PDEngineer #ASIC #Semiconductor #VLSI #STA #TimingClosure #Floorplanning #CTS #Routing #ICC2 #Innovus #PrimeTime #BayAreaJobs #CaliforniaJobs #Sivaltech

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91153480
Position Id: 05-08-26
Posted 1 day ago

Fitment

Dice Job Match Score™

🤯 Applying directly to the forehead...

Contact the job poster

Sridevi Kolusu

Recruiter @ Sivaltech

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Physical Design Engineer.

San Diego, California

•

Today

Hello, Tittle-Physical Design Engineer Location- San Diego, California, San Jose, CA and Irvine, CA Job Type- Fulltime Physical Design Engineer We are looking for humble geniuses, who believe that engineering has the potential to make the impossible possible; innovators, who are not only inspired by technology and innovation, but also perpetually driven to design, develop, and test as a trusted partner for Fortune 500 customers. As a team of remarkably diverse engineers, we recognize tha

Easy Apply

Full-time

Synthesis-DFT Stitch CAD Engineer

San Diego, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Join QCOM Technologies Inc vibrant Global CAD team pushing the limits of gate-level synthesis and DFT stitch solutions for the Snapdragon chips powering billions of mobile devices. The position requires Synthesis, DFT , Place and Route exposure and CAD development skills to define and develop implementation tools and methodologies for PPA, shortening design cycle time, in c

Full-time

USD 164,000.00 - 246,000.00 per year

Principal Engineer, ASIC/VLSI Synthesis and Design

San Diego, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 160,400.00 - 237,320.00 per year

Staff Engineer, ASIC/VLSI Synthesis and Design

San Diego, California

•

Today

Full-time

USD 115,200.00 - 170,390.00 per year