Search Jobs | Dice.com

3 results (0 new)

Group by company

Technical Manager (Physical Design)

Carman Solutions Group

Santa Clara, California • Today

Easy Apply

Full-time

Depends on Experience

Physical Security Projects Manager

Kforce Technology Staffing

Remote or West Palm Beach, Florida • Today

Full-time

$55,000 - $75,000 annually

Engineering Manager - Substation Physical | Build and Grow a New Team

Qualis LLC

Remote or Palm Beach Gardens, Florida • Today

Full-time

USD 150,000.00 - 200,000.00 per year

Job Details

Skills

technical project manager

Summary

Technical Manager (physical Design )

Location -Santa Clara, CA, USA

Position – Full Time

10+ years

Work Experience

What You will Do:

Drive physical design flow: synthesis, floorplanning, placement, CTS, routing, timing closure.
Deliver low power designs using advanced UPF methodologies on 5nm/3nm nodes.
Resolve SoC/SS integration challenges including SDC constraints and UPF promotion/pushdown.
Develop and maintain automation flows using Tcl, Python, and Shell.
Collaborate with cross-functional teams for design closure and signoff.
Mentor and lead junior team members.
Innovate and contribute to flow/methodology improvements.

What You Will Bring:

Experience in physical design and timing closure.
Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
Knowledge of RTL2GDSII flow and design tape-outs in 5nm or below process technologies.
Experience with EDA tools like DC/Genus, InnovICC2, Primetime, Redhawk/Voltus, or Calibre.
Hands-on experience in SoC floor planning, place & route, power and clock distribution, and timing convergence of high-frequency designs.
Knowledge of geometry/process/device technology implications on physical design.
10+ years of experience in interpersonal, teamwork, and demonstrated experience communicating and interfacing with cross-functional teams, IP, and EDA vendors.
Programming/scripting skills: TCL, Python, Perl or Shell.

Benefits

Full-time (Regular)

• 401(k)

• 401(k) matching

• Dental insurance

• Health insurance

• Life insurance

• Paid time off

• Referral program

• Vision insurance

• Short/Long Term Disability

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 91128058
Position Id: 9068212
Posted 1 day ago

Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Contact the job poster

Param Kukati

Manager @ Carman Solutions Group

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Distinguished CAD Engineer

Santa Clara, California

•

Today

Description Invent the future with us. Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute. As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications. Join us at Ampere and work alongside a passionate and growing team - we'd

Full-time

USD 279,500.00 - 419,500.00 per year

Physical Design Engineer II (IC)

San Jose, California

•

Today

Position:Physical Design Engineer II (IC) Job Description:Job Responsibilities: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals.Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff issues across your blocks.Help close EM/IR, drive LEC and physical verification signoff for your partitions in coordination with methodology owners.Partner with the design team to proactively identify and

Full-time

Compensation information provided in the description

Physical Design Engineer & DV Engineers

Sunnyvale, California

•

24d ago

Job Title:PhysicalDesignEngineer(PD/PnR) Location Bay Area CA / Austin TX (Hybrid) Job Summary Seeking aPhysicalDesignEngineerwith strong hands-on experience in block-level and top-level Place & Route using Synopsys Fusion Compiler. The candidate will be responsible for implementation, timing closure, low-power integration, and signoff activities for complex SoCdesigns. Key Responsibilities Perform block-level and top-levelPhysicalDesignimplementation using Fusion Compiler. Drive floorplannin

Easy Apply

Full-time

160,000 - 170,000

Staff Digital Physical Implementation and Integration Engineer

San Jose, California

•

Today

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. As a Design Engineer at Micron Technology, Inc., you will be responsible for designing and analyzing digital and analog circuits used in the development of memory products! We are engaged in develo

Full-time

USD 145,000.00 - 246,000.00 per year

Job Details

Skills

technical project manager

Summary

Technical Manager (physical Design )

Location -Santa Clara, CA, USA

Position – Full Time

10+ years

Work Experience

What You will Do:

Drive physical design flow: synthesis, floorplanning, placement, CTS, routing, timing closure.
Deliver low power designs using advanced UPF methodologies on 5nm/3nm nodes.
Resolve SoC/SS integration challenges including SDC constraints and UPF promotion/pushdown.
Develop and maintain automation flows using Tcl, Python, and Shell.
Collaborate with cross-functional teams for design closure and signoff.
Mentor and lead junior team members.
Innovate and contribute to flow/methodology improvements.

What You Will Bring:

Experience in physical design and timing closure.
Bachelors degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
Knowledge of RTL2GDSII flow and design tape-outs in 5nm or below process technologies.
Experience with EDA tools like DC/Genus, InnovICC2, Primetime, Redhawk/Voltus, or Calibre.
Hands-on experience in SoC floor planning, place & route, power and clock distribution, and timing convergence of high-frequency designs.
Knowledge of geometry/process/device technology implications on physical design.
10+ years of experience in interpersonal, teamwork, and demonstrated experience communicating and interfacing with cross-functional teams, IP, and EDA vendors.
Programming/scripting skills: TCL, Python, Perl or Shell.

Benefits

Full-time (Regular)

• 401(k)

• 401(k) matching

• Dental insurance

• Health insurance

• Life insurance

• Paid time off

• Referral program

• Vision insurance

• Short/Long Term Disability

Dice Id: 91128058
Position Id: 9068212
Posted 1 day ago

Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Contact the job poster

Param Kukati

Manager @ Carman Solutions Group

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Distinguished CAD Engineer

Santa Clara, California

•

Today

Full-time

USD 279,500.00 - 419,500.00 per year

Physical Design Engineer II (IC)

San Jose, California

•

Today

Full-time

Compensation information provided in the description

Physical Design Engineer & DV Engineers

Sunnyvale, California

•

24d ago

Easy Apply

Full-time

160,000 - 170,000

Staff Digital Physical Implementation and Integration Engineer

San Jose, California

•

Today

Full-time

USD 145,000.00 - 246,000.00 per year