Search Jobs | Dice.com

San Jose, California

•

12d ago

Role: Lead ASIC DFT Engineer Location: San Jose, CA (Remote, PST time zone preferred) Work Setup: Remote, PST time zone preferred Experience Required: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) DFT Architecture definition. Must Full chip / Sub system level DFT activities Must Scan & compression (EDT) implementation Must LBIST implementation and verification any BIST exp is Must Coverage improvements (Spyglass work) Must ATPG Good to Have Role Summar

Easy Apply

Full-time, Third Party, Contract

Depends on Experience

Lead ASIC DFT Engineer

Remote

•

Today

Role : Lead ASIC DFT Engineer Location : San Jose, CA (Remote) Duration : 12 Months Job Description: Experience Required: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary: We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, boundary scan, and post-silicon

Easy Apply

Contract

Depends on Experience

Lead ASIC DFT Engineer

Hybrid in San Jose, California

•

Today

Job Title: Lead ASIC DFT Engineer Location: San Jose, CA - Must Be Able To Go In Office Once Or Twice A Month Duration: Long term Experience Required: 10+ years of hands-on experience in ASIC Design-for-Test (DFT) Role Summary: We are seeking a highly experienced Lead ASIC DFT Engineer to architect, implement, verify, and debug advanced DFT solutions for complex ASIC and SoC designs. This role requires deep technical ownership across DFT architecture, scan insertion, ATPG, MBIST/LBIST, JTAG, bo

Easy Apply

Contract

Depends on Experience

ASIC DFT Engineer

Fort Collins, Colorado

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position at our Fort Collins, Colorado, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, thro

Full-time

USD 108,000.00 - 172,800.00 per year

ASIC DFT Engineer

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom is seeking candidates for a Staff DFT engineer position. The successful candidate will be responsible for developing and implementing DFx (Design for Test/debug & manufacturability) solutions for Digital, mixed signal IPs. Candidate will also

Full-time

USD 120,000.00 - 192,000.00 per year

CPU DFT Engineer

Santa Clara, California

•

Today

Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > CPU Engineering General Summary: As a DFT Engineer you will work with chip architects, chip designers, implementation engineers and test engineers to verify the DFT and DFD (Design for Debug) architecture, implementation, and test plans for both mixed signal and digital VLSI designs. Then you?ll insure it becomes reality. We?re doing a ground up implementation of a new chip architecture, so you?ll have to ability

Full-time

Compensation information provided in the description

Principal Engineer - Design For Test (DFT)

Morrisville, North Carolina

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 160,400.00 - 237,320.00 per year

Senior ASIC Design Engineer - Clocks IP

Santa Clara, California

•

Today

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a learning machine" that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life's work, to amplify human

Full-time

USD 136,000.00 - 218,500.00 per year

Principal RTL Lead – High-Speed Ethernet (ASIC)

San Francisco, California

•

17d ago

Principal RTL Lead High-Speed Ethernet (ASIC)Introduction:We are seeking an experienced Principal RTL Lead to drive the design and verification of next-generation Ethernet subsystems for custom ASIC silicon. This role is central to building architectures that support 400G, 800G, and beyond, enabling ultra-low latency and high reliability in large-scale data centers. As the technical lead, you will guide a team of designers through complex challenges such as multi-lane alignment, Forward Error C

Easy Apply

Contract, Third Party

100 - 120

Senior Electrical Engineer - ASIC/FPGA Mission Systems (Onsite)

El Segundo, California

•

17d ago

Date Posted: 2026-03-05 Country: United States of America Location: US-CA-EL SEGUNDO-E01 ~ 2000 E El Segundo Blvd ~ BLDG E01 Position Role Type: Onsite U.S. Citizen, U.S. Person, or Immigration Status Requirements: Active and transferable U.S. government issued security clearance is required prior to start date.Security Clearance Type: DoD Clearance: Secret Security Clearance Status: Active and existing security clearance required on day 1 Joining Collins Aerospace isn't just about finding a

Full-time

USD 95,500.00 per year

ASIC/FPGA Engineer IV, Technical Lead

Highlands Ranch, Colorado

•

Today

Job Description Join Our Team as an ASIC & FPGA Engineer where you will support over 50 different programs and research and development (R&D) efforts, affecting technology across military space, civil space, commercial space, missiles, missile defense platforms, satellite surveillance platforms, deep space exploration, and manned flight missions. Location: This position does not support teleworking; you will be located near our Lockheed Martin Space facility in: Sunnyvale CA King of Prussia PA

Full-time

USD 123,500.00 - 217,695.00 per year

Senior Staff Engineer, ASIC Design/Implementation -- LEC/STA/Power Analysis

Irvine, California

•

Today

Full-time

USD 135,900.00 - 201,130.00 per year

Senior Staff Engineer, ASIC/VLSI Synthesis and Design

Irvine, California

•

Today

Full-time

USD 135,900.00 - 201,130.00 per year

ASIC/FPGA Verification Engineer (Experienced, Lead, or Senior)

El Segundo, California

•

Today

Job Description At Boeing, we innovate and collaborate to make the world a better place. We're committed to fostering an environment for every teammate that's welcoming, respectful and inclusive, with great opportunity for professional growth. Find your future with us. Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Verification Engineers (Experienced, Lead, or Senior) to join us as part of our Boeing Electronic Products team in either El Segundo

Full-time

USD 119,850.00 - 162,150.00 per year

ASIC/FPGA Verification Engineer (Experienced, Lead, or Senior)

El Segundo, California

•

Today

ASIC/FPGA Verification Engineer (Experienced, Lead, or Senior) Company: Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Verification Engineers (Experienced, Lead, or Senior) to join us as part of our Boeing Electronic Products team in either El Segundo or Huntington Beach, CA. An alternative location that may become available based on program needs could be Fairfax, VA. From complex digitally beamformed phased arrays for constellation satellite

Full-time

USD 119,850.00 - 162,150.00 per year

ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)

Albuquerque, New Mexico

•

Today

ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal) Company: The Boeing Company Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/FPGA Design or Verification Engineers (Lead, Senior, or Principal) to join us as part of our Boeing Electronic Products team at the heart of Boeing's products; ASICs and FPGAs in Albuquerque, NM. From complex digitally beamformed phased arrays for constellation satellite programs to computing and network

Full-time

USD 136,850.00 - 185,150.00 per year

ASIC Digital Verification, Principal Engineer

Austin, Texas

•

Today

Descriptions & Requirements Job Description and Requirements We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: An experienced and

Full-time

Senior ASIC/RTL Modem Engineer

Santa Clara, California

•

Today

Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: This individual independently plans, performs the moderately-defined responsibility for the wireless Modem design, verification and RTL implementation. Works with Hardware, Verification and Systems teams for bit-exacting testing of wireless modems for the delivery of cutting edge mobile products across established wireless standard/protocol in the mobile, networking, computing a

Full-time

USD 171,138.00 - 190,100.00 per year

Senior ASIC DV Engineer

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: You will contribute to the development of complex SOCs targeted towards Touch Controllers/Wireless Charging Chips and other new initiatives. As a verification engineer, your responsibilities will include: Architecting block and full-chip verification e

Full-time

USD 141,300.00 - 226,000.00 per year

Senior ASIC Methodology Engineer

No location provided

•

Today

Company: QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: About the Role Required Qualifications and Skills B.S/M.S. degree in Electrical Engineering, Computer Science.1-2 years of experience in related fields.Strong programming skills in PythonHands-on experience with static timing analysis (STA) tools, e.g., PrimeTime and TempusExperience with place & route tools and have a good understandin

Full-time

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization