POSITION: Senior DV Engineer
Location - San Jose, CA, USA
Contract :12+ months
Experience: 10+ years
The Senior Engineer – DV is responsible for leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level projects. This role involves technical ownership and close collaboration with design, architecture, and customer teams to achieve verification closure with high quality.
Key Responsibilities
Design Verification of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.
· Strong in HVL (UVM / SystemVerilog / OVM), C/C++, Perl, TCL programming/scripting skills, verification methodologies and flows.
· Strong in constraint random verification, assertion writing, coverage analysis, debugging.
· Familiarity with ARM cores, formal verification, SV DPI-C is a plus.
· Experience with AMS/Low Power verification techniques and verifying mixed signal ICs a plus.
· Good knowledge of EDA tools. Experience with signal processing and FPGA based prototyping a plus.
· Must be a team player with good oral and written communication skills.
· Self-motivated with the ability to work independently and interface effectively with engineers across divisions and remote locations
Education
BE / BTech / MTech in Electronics, Electrical, or related disciplines.
Work Experience
This role is considered an on-site position located in San Jose / Irvine / San Diego
• You must be able to commute to and from the location with your own transportation arrangements to meet the required working hours.
Never miss an opportunity! Create an alert based on the job you applied for.