Search Jobs | Dice.com

Santa Clara, California

•

Today

Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: The test engineer develops automated production test solutions for RF transceivers and Mixed signal devices. This role supports the activities for launching new products into high volume production as well as improving the existing solutions. Key Responsibilities: Develop ATE test program and integrate various test functions in the test flow to support silicon bring up in NPI

Full-time

USD 111,300.00 - 166,900.00 per year

Test Engineer - ATE & SLT

Santa Clara, California

•

Today

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleetin

Full-time

USD 153,800.00 - 227,550.00 per year

Test Engineer (ATE)

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom is seeking a highly motivated Test Engineer to join our Semiconductor Test Engineering team. In this role, you will focus on development of production, characterization, and qualification test programs to ensure the delivery of reliable, high-

Full-time

USD 120,000.00 - 192,000.00 per year

ATE Test Engineer

Mountain View, California

•

Today

Title: ATE Test Engineer Location: Mountain View, CA- Onsite work Client/ Customer- Salary: Market FTE/ Fulltime preferred JC: 141462 Key Responsibilities: Develop and debug ATE test programs for IP and SoC devices. Perform IP-level characterization and validation. Execute functional tests including HSIO, DDR, and vector-based testing. Work on SMT8/93K or similar ATE platforms. Support translation of functional models into production test vectors. Collaborate with design, DV, and product e

Easy Apply

Full-time

Depends on Experience

Senior ATE Technician (Test Equipment / Production Support)

Palo Alto, California

•

Today

Job Title: Senior ATE Technician (Test Equipment / Production Support) Location: Palo Alto, CA (1 Position) San Diego, CA (2 Positions) Shift Timings (Rotational): 7:00 AM - 2:00 PM 2:00 PM - 10:00 PM 10:00 PM - 7:00 AM Job Summary: We are seeking a hands-on Senior ATE Technician to support day-to-day operations of Automated Test Equipment (ATE) in a semiconductor production environment. This role focuses on equipment handling, maintenance, and production floor support, not test development.

Easy Apply

Full-time, Part-time, Contract, Third Party

ATE Test Engineer (Internship 2026)

San Jose, California

•

Today

.Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL , Ethernet, NVLink, PCIe , and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-

Full-time

Electrical Engineer II, Automated Test Equipment (ATE) Design

Sunnyvale, California

•

Today

Job Description Join us as an Electrical Engineer where you will design test equipment to test circuit boards. Location: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in: Sunnyvale CA You will work a flexible 9x80 schedule in the office full-time. Space is a critical domain, connecting our technologies, our security, and our humanity. While others view space as a destination, we see it as a realm of possibilities, wh

Full-time

USD 70,100.00 - 123,625.00 per year

Senior RF Test & PCB Design Engineer

San Jose, California

•

Today

Job Description Onsite in San Jose, CA Description: Required Skills & Qualifications Education: BS or MS in Electrical Engineering or a related technical field. Experience: 5+ years of hands-on experience in RF PCB design and hardware development. Tools: Expert-level proficiency in Cadence Allegro/OrCAD and Ansys HFSS (or equivalent EM simulation tools). RF Fundamentals: Strong knowledge of RF theory, including S-parameters, transmission line theory, matching networks, and de-embedding techniqu

Contract

USD 75.00 - 80.00 per hour

ATE Test Engineering Architect

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. We are seeking a ATE Test Engineering Architect to lead development and deployment of production test solutions for our large complex SoCs deployed in our Emulation Products. This role owns ATE test strategy and execution from first silicon bring-up through qualification and high-volume manufacturing, working closely with design, DFT, and global manufacturing partners. This is a hands-

Full-time

USD 178,500.00 - 331,500.00 per year

Senior RF Test & PCB Design Engineer

San Jose, California

•

4d ago

About the Role: Join a world-class engineering team focusing on next-generation RF hardware. You will lead the development of complex RF evaluation boards, owning the process from schematic entry and layout routing to simulation and final hardware bring-up.What You Will Do: Design and optimize RF PCB layouts using Cadence Allegro.Perform Signal Integrity (SI) and Power Integrity (PI) simulations using Ansys HFSS.Lead hardware bring-up and debug issues to validate performance against design specs

Easy Apply

Contract

$70 - $80

Senior RF Test & PCB Design Engineer

San Jose, California

•

10d ago

Duration: 12+ months contract Location: San Jose, CA (Onsite, 5 days/week) Description: PCB Development: Lead the schematic entry, component selection, and layout routing optimization for complex RF evaluation boards using Cadence Allegro.Simulation & Analysis: Perform Signal Integrity (SI) and Power Integrity (PI) simulations. Utilize Ansys HFSS for EM modeling and impedance matching to ensure optimal RF performance.Hardware Bring-up: Own the board bring-up process, including debugging hardware

Easy Apply

Contract

$60 - $80

RF Test New Product Technology Project Manager

Cupertino, California

•

Today

Apple's Hardware Engineering Program Management Team is looking for a resourceful Engineering New Product Technology Project Manager (NPT PM) to support the Wireless Systems & Compliance Engineering team in enabling RF compliance and performance testing for Apple's groundbreaking products. Be at the center of the action on a broad range of wireless test programs, partnering directly with RF test engineers, regulatory engineering, and lab operations to ensure that test setups, products, and mater

Full-time

Sr. RF Front-End Module Design Engineer (RFIC Engineering)

Sunnyvale, California

•

Today

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars. SR. RF FRONT-END MODULE DESIGN ENGINEER (RFIC ENGINEERING) At SpaceX we're leveraging our experience in building rockets and spacecraft to deploy Starlink, the world's most advanced broadband internet system. Starlink

Full-time

USD 170,000.00 - 235,000.00 per year

RF IC Technology Integration Engineer

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Description Technology pathfinding and integration engineer supporting multiple RF IC technologies for cellular RF front-end module development. Part of a global team that supports RF semiconductor technology (GaAs HBT, RF-SOI, RF-CMOS, RF-BiCMOS, GaN

Full-time

USD 141,300.00 - 226,000.00 per year

Principal Validation Engineer - RF & Microwave

Milpitas, California

•

Today

Company Overview: MACOM designs and manufactures semiconductor products for DataCenter, Telecommunication, and Industrial and Defense applications.Headquartered in Lowell, Massachusetts, MACOM has design centers and salesoffices throughout North America, Europe, and Asia. MACOM is certified to theISO9001 international quality standard and ISO14001 environmental managementstandard. MACOM has more than 75 years of application expertise withmultiple design centers, Si, GaAs, and InP fabrication, m

Full-time

USD 98,000.00 - 166,000.00 per year

Product RF Design Engineer

Cupertino, California

•

Today

At Apple, you will have a once-in-a-lifetime opportunity to deliver best in class performance for our wireless products. As a member of the Product RF team, you will be at the forefront of wireless technology, as we push the boundaries of achievable performance in wireless for state-of-the-art products. You will be part of a hands-on product development team that shapes and influence current and future generations of Apple products.\\n\\nWe're looking for self-driven and motivated engineers with

Full-time

RF Engineer

Menlo Park, California

•

Today

SLAC Job Postings POSITION OVERVIEW: SLAC National Accelerator Laboratory seeks a talented engineer to join the Radio Frequency (RF) Department of the Electronic Engineering Division (EED) in the Accelerator Directorate. The RF department is responsible for the RF systems of all accelerators and many test facilities throughout SLAC. As part of the Electronics Engineering RF team you will partner with experienced engineering staff to develop, deploy and support a diverse range of RF systems. We

Full-time

USD 116,338.00 - 164,719.00 per year

Cellular RF Hardware Design Engineer

Sunnyvale, California

•

Today

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. Join

Full-time

RF/Analog/ML Augmented IC Design Engineer

Santa Clara, California

•

Today

Company: Qualcomm Atheros, Inc. Job Area: Engineering Group, Engineering Group > RFIC Design General Summary: We are seeking a highly skilled RF/Analog IC Design Engineer with working knowledge of Machine Learning to join our team in Santa Clara. This role is ideal for candidates with strong hands-on RFIC / analog circuit design expertise who also have practical experience applying ML techniques to engineering problems. The work involves designing and developing complex radio frequency integr

Full-time

USD 139,400.00 - 209,200.00 per year

RF System Integration Engineer - Cellular

Cupertino, California

•

Today

Imagine what you could do here! At Apple, new ideas have a way of becoming products, services, and customer experiences very quickly. Every single day, people do amazing things at Apple. Join us in creating the best products in the world, crafting the best techniques and methodologies that enhance user experience. The System RF group at Apple is looking to onboard individuals with a passion for wireless tech, eagerness to learn and who want to collaborate with the brightest minds to bring forth

Full-time

Filter Results

Job post features

Posted date

Work settings

Employment type

Distance

Employer type

Work authorization