
Saicon Consultants Inc.
San Jose, California • Yesterday
Easy Apply
Contract, Third Party
Depends on Experience
358 results (15 new)

Saicon Consultants Inc.
San Jose, California • Yesterday
Easy Apply
Contract, Third Party
Depends on Experience

Carlton National Resources, INC
Remote or Hybrid in Boston, Massachusetts • Yesterday
Easy Apply
Contract
90 - 130

Tanisha Systems, Inc.
San Jose, California • 9d ago
Easy Apply
Contract, Third Party
Depends on Experience




















Samsung Electronics America
San Jose, California • Today
Full-time
USD 139,000.00 - 208,400.00 per year



Marvell Semiconductor Inc.
Santa Clara, California • Today
Full-time
USD 182,360.00 - 273,200.00 per year

🔗 Matching skills to job...
Hybrid in Burlingame, California
•
7d ago
Title: ASIC/SoC RTL Design Engineer Location: Palo Alto, CA (Or potentially Burlington, MA) Length of Contract: 6 months+ (Temp-to-Perm) Ideal Start: 6/1/2026 Responsibilities : Own end-to-end design of complex SoC subsystems, driving architecture, RTL implementation, and tapeout. Focus on high-performance Datapath, PPA optimization, and cross-functional integration across silicon, firmware, and system teams. Must haves: 8 12+ years in ASIC/SoC digital design with hands-on RTL ownershipStrong Sy
Easy Apply
Contract
$83 - $93
San Jose, California
•
15d ago
Position: Physical Design Engineer Location: San Jose, CA Hybrid Duration: 12 Months VISA: H-1, USC Position Overview We are seeking an experienced Physical Design Engineer to support the implementation of high-performance semiconductor designs targeting advanced process technologies. This contract position will focus on synthesis, floorplanning, physical implementation, and performance optimization for complex, timing-sensitive designs while working closely with cross-functional engineering
Easy Apply
Third Party
$$70-$80 C2C
Hybrid in San Jose, California
•
Yesterday
Physical Design Engineer ContractIntroduction: We are seeking an experienced Physical Design Engineer to support the implementation of high-performance semiconductor designs targeting advanced process technologies. This contract position will focus on synthesis, floorplanning, physical implementation, and performance optimization for complex, timing-sensitive designs while working closely with cross-functional engineering teams. Responsibilities: Execute RTL synthesis for complex ASIC and SoC d
Easy Apply
Contract
75 - 85
San Jose, California
•
Today
Hi, Hope you are doing well. We have the position below. Principal/Lead Design Engineer Memory Controller-(CHI-G / DFI) Location: San JoseDuration would be 6 months to start and can be extended to 18 months. OnsiteDepartment: Hardware / SoC Design |Level: Senior (8+ years) Role Summary We are looking for a Principal Design Engineer to lead RTL development and architecture updates for our Memory Controller subsystem, with deep expertise in the ARM CHI-G (Coherent Hub Interface Gateway) protoco
Easy Apply
Third Party, Contract
60+