Search Jobs | Dice.com

102 results (1 new)

Group by company

Design For Test (DFT) Engineer

West Coast Consulting LLC

San Jose, California • Today

Contract

Design For Test (DFT) Engineer

NUBYT, INC.

San Jose, California • Yesterday

Easy Apply

Contract

100 - 130

DFT (Design for Test) Engineer_SanJose, CA (Onsite)

Xoriant Corporation

San Jose, California • Yesterday

Easy Apply

Contract

100 - 130

PCB Layout/Electrical Design Engineer- #26-07028

U.S. Tech Solutions Inc.

Milpitas, California • 14d ago

Easy Apply

Contract

$70 - $70

DFT Engineer

Broadcom Corporation

San Jose, California • Today

Full-time

USD 121,900.00 - 195,000.00 per year

CPU DFT Engineer

J VERS LLC

Santa Clara, California • Today

Full-time

USD 142,200.00 - 213,400.00 per year

DFT Engineer

Alliance IT

Santa Clara, California • 12d ago

Easy Apply

Contract

ASIC DFT Engineer

Rivian

Palo Alto, California • Today

Full-time

Compensation information provided in the description

DFT Lead Engineer

Broadcom Corporation

San Jose, California • Today

Full-time

USD 143,800.00 - 230,000.00 per year

DFX/DFT Engineer

ATEM Corp

Santa Clara, California • Today

Easy Apply

Contract

Depends on Experience

Test Engineer-Various Levels

Rambus

San Jose, California • Today

Full-time

USD 126,000.00 - 234,000.00 per year

Senior Staff Engineer, ATE Test Development Engineer

Marvell Semiconductor Inc.

Santa Clara, California • Today

Full-time

USD 118,820.00 - 178,000.00 per year

Test Engineer (ATE)

Broadcom Corporation

San Jose, California • Today

Full-time

USD 121,900.00 - 195,000.00 per year

Tech Lead Optical Test Engineer

Astera Labs

San Jose, California • Today

Full-time

USD 185,000.00 - 240,000.00 per year

Principal ATE Test Development Engineer

Marvell Semiconductor Inc.

Santa Clara, California • Today

Full-time

USD 136,880.00 - 205,000.00 per year

DFT Engineer

Sivaltech

San Jose, California • 20d ago

Easy Apply

Third Party, Contract

Depends on Experience

Senior ATE Test Engineer

Astera Labs

San Jose, California • Today

Full-time

USD 135,500.00 - 170,000.00 per year

Principal Engineer, ATE Test Development Engineer

Marvell Semiconductor Inc.

Santa Clara, California • Today

Full-time

USD 112.00 per hour

Sr Staff Test Engineering

Marvell Semiconductor Inc.

Santa Clara, California • Today

Full-time

USD 118,820.00 - 178,000.00 per year

Sr. Engineer, Free-Space Optics

Ayar Labs

San Jose, California • Today

Full-time

USD 150,000.00 - 192,000.00 per year

CPU Core Staff DFT Engineer

AMD (Advanced Micro Devices)

Santa Clara, California • Today

Full-time

USD 175,000.00 per year

Senior Principal Test Engineer

Astera Labs

San Jose, California • Today

Full-time

USD 205,000.00 per year

NPI Test Development Engineer

Broadcom Corporation

San Jose, California • Today

Full-time

USD 121,900.00 - 195,000.00 per year

Staff Hardware Test & Bring-Up Engineer

Lightmatter

Mountain View, California • Today

Full-time

USD 167,000.00 - 193,000.00 per year

Principal Engineer, Test Solutions Engineering (West Coast US)

Marvell Semiconductor Inc.

Santa Clara, California • Today

Full-time

USD 185,390.00 - 277,700.00 per year

Senior Product, Test and Yield Enhancement Engineer - Taiwan

Cerebras Systems

Sunnyvale, California • Today

Full-time

Electrical Characterization Engineer Automotive ECU Validation

Aptino

Palo Alto, California • 29d ago

Easy Apply

Third Party, Contract

60 - 65

DFX Engineer

Reveille Technologies

Sunnyvale, California • Today

Easy Apply

Contract

Depends on Experience

Mechanical Design Engineer (Tooling Design Focus)

Arastra, Inc.

Santa Clara, California • Today

Full-time

USD 110,000.00 - 175,000.00 per year

ASIC/SOC DFT Engineer (Silicon Engineering)

SpaceX

Palo Alto, California • Today

Full-time

USD 135,000.00 - 175,000.00 per year

Job Details

Skills

Physical Data Model
RF
Bluetooth
WLAN
Siemens
Scripting
Tcl
Perl
Python
Data Compression
ATPG
Translation
RTL
Verilog
SystemVerilog
Static Timing Analysis
Change Data Capture
DFT
Problem Solving
Conflict Resolution
Debugging

Summary

Job Description

Onsite San Jose - 5 days a week

Description
The team is looking for a Design-for-Test contractor to test and validate the next generation Samsung chips.
Candidate will be responsible to work with Front End and Physical Design teams to implement DFT and test designs which will impact the product lines for radio frequency (RF) and BlueTooth/Wireless LAN chipsets.

JOB RESPONSIBILITIES:
Experience with memory BIST - Siemens Tessent Flow
Experience with gate-level simulation and simulation debug
Experience with automation and scripting - Tcl/Perl/Python
Experience with scan compression - SEQ/Ultra/TestKompress
Experience with ATPG - Tetramax
Experience with ATPG diagnosis, ATE debug and silicon bring up
DFT pattern translation - VTRAN
Experience with RTL design - Verilog/system Verilog
Some experience with STA and timing analysis concepts - PrimeTime (CDC, clock gating checks, timing constraints)

REQUIRED SKILLS AND EXPERIENCE:
5+ years relevant industrial DFT experience
Excellent problem solving and debugging skills
Ability to complete assignments independently

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: wesca004
Position Id: JOB-7392
Posted 8 hours ago

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Contact the job poster

Rafael Barraza

West Coast Consulting LLC Recruiter @ West Coast Consulting LLC

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Design For Test (DFT) Engineer

San Jose, California

•

Yesterday

Role: Design For Test (DFT) Engineer Location: San Jose, CA (Onsite: M-F) Duration: 6 Months Contract Pay Rate: $100-130/hr W2 Description: Looking for a Design-for-Test contractor to test and validate the next generation chips. Candidate will be responsible to work with Front End and Physical Design teams to implement DFT and test designs which will impact the product lines for radio frequency (RF) and BlueTooth/Wireless LAN chipsets. Job Responsibilities: Experience with memory BIST Siemens

Easy Apply

Contract

100 - 130

DFT (Design for Test) Engineer_SanJose, CA (Onsite)

San Jose, California

•

Yesterday

Design for Test (DFT) Engineer Location: San Jose, CA Duration: 12 + Months (Potential Extension) Interview Process: Virtual/Onsite Rate: Up to $130/hr on W2 (No Benefits) Job OverviewWe are seeking an experienced Design for Test (DFT) Engineer to support the development and validation of next-generation semiconductor products. The role involves close collaboration with Front-End Design and Physical Design teams to implement and optimize DFT solutions for advanced wireless and connectivity c

Easy Apply

Contract

100 - 130

DFT Lead Engineer

San Jose, California

•

Today

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Principal DFT Engineer Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT spe

Full-time

USD 143,800.00 - 230,000.00 per year

DFT Engineer

San Jose, California

•

20d ago

DFT EngineerIntroduction:The DFT Engineer position at Sivaltech Inc involves working on ASIC/SoC designs, implementing Design for Testability (DFT) techniques, and ensuring the efficient testing of semiconductor devices. The role requires expertise in DFT tools, verification, testing, and debugging to support the overall product development lifecycle. Responsibilities:Implement DFT strategies for ASIC/SoC designsWork on Scan, JTAG, BIST, and MBIST techniquesGenerate test patterns and verify DFT

Easy Apply

Third Party, Contract

Depends on Experience

Job Details

Skills

Physical Data Model
RF
Bluetooth
WLAN
Siemens
Scripting
Tcl
Perl
Python
Data Compression
ATPG
Translation
RTL
Verilog
SystemVerilog
Static Timing Analysis
Change Data Capture
DFT
Problem Solving
Conflict Resolution
Debugging

Summary

Dice Id: wesca004
Position Id: JOB-7392
Posted 8 hours ago

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Contact the job poster

Rafael Barraza

West Coast Consulting LLC Recruiter @ West Coast Consulting LLC

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Design For Test (DFT) Engineer

San Jose, California

•

Yesterday

Easy Apply

Contract

100 - 130

DFT (Design for Test) Engineer_SanJose, CA (Onsite)

San Jose, California

•

Yesterday

Easy Apply

Contract

100 - 130

DFT Lead Engineer

San Jose, California

•

Today

Full-time

USD 143,800.00 - 230,000.00 per year

DFT Engineer

San Jose, California

•

20d ago

Easy Apply

Third Party, Contract

Depends on Experience