Search Jobs | Dice.com

33 results (0 new)

Group by company

Sr. Principal Product Engineer

Cadence Design Systems Inc

San Jose, California • Today

Full-time

USD 161,000.00 - 299,000.00 per year

Principal Product Engineer

Lumentum Operations LLC

San Jose, California • Today

Full-time

Compensation information provided in the description

Principal Product Engineer

Rambus

San Jose, California • Today

Full-time

USD 124,000.00 - 230,400.00 per year

Sr. Principal Product Applications Engineer - Custom Solutions

Astera Labs

San Jose, California • Today

Full-time

USD 205,000.00 - 260,000.00 per year

Principal Engineer, Product Quality

Ayar Labs

San Jose, California • Today

Full-time

USD 212,000.00 - 265,000.00 per year

Senior Staff Product Security Engineer | Product Security Incident Response Team (PSIRT)

ServiceNow, Inc.

Remote or Santa Clara, California • Today

Full-time

USD 201,300.00 - 352,300.00 per year

Senior Staff Product Application Engineer-Memory Subsystems

AMD (Advanced Micro Devices)

San Jose, California • Today

Full-time

USD 169,050.00 per year

Senior Principal Engineer

Altera Corp.

Remote or San Jose, California • Today

Full-time

USD 231,500.00 - 304,500.00 per year

Sr. Staff Software Engineer, Product ML Infrastructure

Pinterest, Inc.

Palo Alto, California • Today

Full-time

USD 245,402.00 - 429,454.00 per year

Principal Engineer

Fujifilm

Santa Clara, California • Today

Full-time

USD 160,000.00 - 200,000.00 per year

Staff Product Performance Engineer

Mainspring Energy

Menlo Park, California • Today

Full-time

USD 156,005.00 - 183,536.00 per year

Senior Product Performance Engineer

Mainspring Energy

Menlo Park, California • Today

Full-time

USD 129,854.00 - 152,770.00 per year

Principal Software Engineer, Product Engineering

Dropbox Inc

Remote • Today

Full-time

USD 284,800.00 - 385,200.00 per year

Principal Product Security Engineer

Chainguard

Remote • Today

Full-time

USD 229,000.00 - 258,000.00 per year

Senior Staff Product Security Engineer | Product Security Incident Response Team (PSIRT)

ServiceNow, Inc.

Remote or Kirkland, Washington • Today

Full-time

USD 201,300.00 - 352,300.00 per year

Senior Staff Product Security Engineer | Product Security Incident Response Team (PSIRT)

ServiceNow, Inc.

Remote or San Diego, California • Today

Full-time

USD 181,200.00 - 317,100.00 per year

Senior Principal Engineer

Mirantis Inc

Remote • Today

Full-time

Staff Product Security Engineer

Thycotic Software Ltd.

Remote • Today

Full-time

USD 170,000.00 - 200,000.00 per year

Principal Engineer

York Solutions, LLC

Remote or Hybrid • Today

Easy Apply

Contract

$80-$100 an hour

Principal Engineer

Modine Manufacturing Company

Remote • Today

Full-time

USD 140,000.00 - 170,000.00 per year

Principal Engineer

ServiceTitan

Remote or Glendale, California • Today

Full-time

Compensation information provided in the description

Principal Engineer

Cushman & Wakefield

Remote or Nashville, Tennessee • Today

Full-time

USD 157,250.00 - 185,000.00 per year

Principal Solutions Engineer

Boeing Employees Credit Union

Remote or Texas • Today

Full-time

USD 189,000.00 - 230,700.00 per year

Senior Principal Engineer

Atlassian Inc.

Remote or San Francisco, California • Today

Full-time

USD 243,900.00 - 318,425.00 per year

Staff Product Engineer

Vishay Intertechnology Inc.

San Jose, California • Today

Full-time

Principal Engineer, Product Engineering

1Password

Remote or Canada, Kentucky • Today

Full-time

USD 246,000.00 per year

Principal Engineer

Cushman & Wakefield

Remote • Today

Full-time

USD 157,250.00 - 185,000.00 per year

Senior Product Engineer

Sanmina-SCI/Viking Interworks

San Jose, California • 11d ago

Full-time

Compensation information provided in the description

Sr. Product Engineer

Omnivision Technologies Inc

Santa Clara, California • Today

Full-time

USD 110,600.00 - 140,000.00 per year

Principal Engineer

City of Durham, Technology Solutions Dept.

Remote or Durham, North Carolina • Today

Full-time

USD 87,367.00 - 135,428.00 per year

Job Details

Skills

Product Engineering
Reliability Analysis
Accountability
Product Requirements
Benchmarking
Modeling
Extraction
Roadmaps
Artificial Intelligence
Mentorship
Issue Tracking
Field Marketing
Leadership
Electrical Engineering
Electronics
VLSI
EMIR
CMOS
Digital Design
Investor Relations
International Relations
Information Retrieval
Circuit Analysis
Integrated Circuit
Debugging
System On A Chip
Research and Development
Scripting
Tcl
Python
Presentations
Management
Cadence
IT Management
Sales

Product Engineering
Reliability Analysis
Accountability
Product Requirements
Benchmarking
Modeling
Extraction
Roadmaps
Artificial Intelligence
Mentorship
Issue Tracking
Field Marketing
Leadership
Electrical Engineering
Electronics
VLSI
EMIR
CMOS
Digital Design
Investor Relations
International Relations
Information Retrieval
Circuit Analysis
Integrated Circuit
Debugging
System On A Chip
Research and Development
Scripting
Tcl
Python
Presentations
Management
Cadence
IT Management
Sales

Summary

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This Senior Principal Product Engineer is a technical leader on the Voltus product engineering team, working on Cadence's power noise and reliability analysis platform. The role sits between strategic customers/foundries, Applications, and R&D, and is accountable for turning the hardest IR/EM, PDN, and electrothermal signoff requirements into product and flow solutions.

Key responsibilities

Serve as the primary technical interface to R&D for Voltus, driving product requirements, priorities, and methodology for strategic foundry and customer programs.
Lead Voltus enablement for advanced-node IR/EM signoff: flow/techfile/PDK readiness, reference flows, qualification, benchmarking, and production deployment.
Own resolution of complex customer issues spanning static/dynamic IR, EM, low-power / multi-voltage domains, hierarchical and full-chip signoff, and related timing/stack-die interactions.
Define and validate foundry-aligned power integrity and EM modeling assumptions; partner with PDK, extraction, and signoff teams on advanced-node and 3DIC readiness.
Influence product roadmap (including AI-driven IR mitigation, 3DIC, and electrothermal co-analysis) based on foundry and customer gaps.
Mentor Lead/Principal PEs and AEs; set debug standards, deployment practices, and issue-tracking discipline for the account/foundry program.
Work effectively with customers, Cadence field, Marketing, and R&D across geographies; present findings and recommendations to customer and internal leadership.

Minimum qualifications

Bachelor's in Electrical / Electronics / VLSI Engineering with 10+ years of related experience, or MS with 8+ years, or PhD with 6+ years.
Deep hands-on experience with industry-standard IR/EM (EMIR) and PDN analysis tools and digital physical implementation / signoff flows.
Strong background in CMOS/digital design, power IR-drop analysis, circuit analysis, and low-power / multi-power-domain chip power-integrity signoff.
Proven ability to separate critical issues from noise, debug large SoC/PDN problems, and close the loop from customer requirement to R&D fix to deployment.
Scripting in Tcl and Python; strong written, verbal, and presentation skills with customer and executive audiences.

Preferred

Direct experience with Voltus and adjacent Cadence digital signoff/implementation tools (Integrity, Tempus, Innovus, QuantQRC).
3DIC / chiplet, electrothermal, and advanced FinFET or GAA node experience.
Prior technical leadership of PE/AE teams or of a strategic account/foundry program.

The annual salary range for California is $161,000 to $299,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We're doing work that matters. Help us solve what others can't.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: CADENCE
Position Id: 7d8eb646db6d0c6e78ecea53cbcde3
Posted 30+ days ago

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

EMIR Engineer

Santa Clara, California

•

Today

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world's most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Joi

Full-time

USD 175,000.00 per year

Principal/Senior Principal Engineer - Physical Design Implementation and Signoff Methodology

San Jose, California

•

Today

Job Details: Job Description: About Altera Altera builds the programmable logic and adaptive computing solutions that power the world's most demanding systems - from data centers and networking infrastructure to automotive, aerospace, and industrial applications. As an independent FPGA leader, we combine decades of silicon expertise with a startup's focus on speed and innovation. Our engineers work at the edge of process technology and design methodology to deliver silicon that customers can t

Full-time

USD 231,500.00 - 341,075.00 per year

Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position responsibilities include: Drive key customer engagements in cooperation with local/international Field Applications teamInterface with R&D team to drive and influence product development to fulfill customer requirementsManage beta programs, author documentation and track customer issuesTravel, including international travel, may be required Position requirements: It is preferr

Full-time

USD 185,500.00 - 344,500.00 per year

Product Engineer (3D IC, Heterogeneous Integration & Advanced Packaging)

San Jose, California

•

Today

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Title: Principal Product Engineer Location: San Jose, California, United States Reports to: Product Engineering Director Job Overview: As Product Engineer, you are responsible for driving the definition, early deployment, and broader adoption of the Cadence Virtuoso Heterogeneous Integration technologies. You work with strategic customers, Product Management, R&D, Product Valida

Full-time

USD 140,000.00 - 260,000.00 per year

Job Details

Skills

Product Engineering
Reliability Analysis
Accountability
Product Requirements
Benchmarking
Modeling
Extraction
Roadmaps
Artificial Intelligence
Mentorship
Issue Tracking
Field Marketing
Leadership
Electrical Engineering
Electronics
VLSI
EMIR
CMOS
Digital Design
Investor Relations
International Relations
Information Retrieval
Circuit Analysis
Integrated Circuit
Debugging
System On A Chip
Research and Development
Scripting
Tcl
Python
Presentations
Management
Cadence
IT Management
Sales

Product Engineering
Reliability Analysis
Accountability
Product Requirements
Benchmarking
Modeling
Extraction
Roadmaps
Artificial Intelligence
Mentorship
Issue Tracking
Field Marketing
Leadership
Electrical Engineering
Electronics
VLSI
EMIR
CMOS
Digital Design
Investor Relations
International Relations
Information Retrieval
Circuit Analysis
Integrated Circuit
Debugging
System On A Chip
Research and Development
Scripting
Tcl
Python
Presentations
Management
Cadence
IT Management
Sales

Summary

Serve as the primary technical interface to R&D for Voltus, driving product requirements, priorities, and methodology for strategic foundry and customer programs.
Lead Voltus enablement for advanced-node IR/EM signoff: flow/techfile/PDK readiness, reference flows, qualification, benchmarking, and production deployment.
Own resolution of complex customer issues spanning static/dynamic IR, EM, low-power / multi-voltage domains, hierarchical and full-chip signoff, and related timing/stack-die interactions.
Define and validate foundry-aligned power integrity and EM modeling assumptions; partner with PDK, extraction, and signoff teams on advanced-node and 3DIC readiness.
Influence product roadmap (including AI-driven IR mitigation, 3DIC, and electrothermal co-analysis) based on foundry and customer gaps.
Mentor Lead/Principal PEs and AEs; set debug standards, deployment practices, and issue-tracking discipline for the account/foundry program.
Work effectively with customers, Cadence field, Marketing, and R&D across geographies; present findings and recommendations to customer and internal leadership.

Minimum qualifications

Bachelor's in Electrical / Electronics / VLSI Engineering with 10+ years of related experience, or MS with 8+ years, or PhD with 6+ years.
Deep hands-on experience with industry-standard IR/EM (EMIR) and PDN analysis tools and digital physical implementation / signoff flows.
Strong background in CMOS/digital design, power IR-drop analysis, circuit analysis, and low-power / multi-power-domain chip power-integrity signoff.
Proven ability to separate critical issues from noise, debug large SoC/PDN problems, and close the loop from customer requirement to R&D fix to deployment.
Scripting in Tcl and Python; strong written, verbal, and presentation skills with customer and executive audiences.

Preferred

Direct experience with Voltus and adjacent Cadence digital signoff/implementation tools (Integrity, Tempus, Innovus, QuantQRC).
3DIC / chiplet, electrothermal, and advanced FinFET or GAA node experience.
Prior technical leadership of PE/AE teams or of a strategic account/foundry program.

Dice Id: CADENCE
Position Id: 7d8eb646db6d0c6e78ecea53cbcde3
Posted 30+ days ago

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

EMIR Engineer

Santa Clara, California

•

Today

Full-time

USD 175,000.00 per year

Principal/Senior Principal Engineer - Physical Design Implementation and Signoff Methodology

San Jose, California

•

Today

Full-time

USD 231,500.00 - 341,075.00 per year

Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)

San Jose, California

•

Today

Full-time

USD 185,500.00 - 344,500.00 per year

Product Engineer (3D IC, Heterogeneous Integration & Advanced Packaging)

San Jose, California

•

Today

Full-time

USD 140,000.00 - 260,000.00 per year