Search Jobs | Dice.com

8 results (0 new)

Group by company

Analog Layout Engineer

Inabia Software & Consulting Inc.

Remote • 5d ago

Easy Apply

Contract, Third Party

Depends on Experience

Field Engineer

Flatiron Construction Corp.

Alexandria, Virginia • Today

Full-time

USD 90,000.00 - 100,000.00 per year

Analog Layout Engineer (eInfochips)

Arrow Electronics, Inc.

Remote or Texas • Today

Full-time

Field Engineer

Flatiron Construction Corp.

Riverdale Park, Maryland • Today

Full-time

USD 75,000.00 - 80,000.00 per year

Staff Engineer, PCB Layout

Celestica International LP

Remote • Today

Full-time

USD 150,000.00 - 240,000.00 per year

Factory Layout Optimization SME

IT FACE Inc.

Remote • 7d ago

Easy Apply

Contract, Third Party

Depends on Experience

Layout Field Engineer

Lithko Contracting LLC

Bowie, Maryland • Today

Full-time

USD 80,000.00 - 100,000.00 per year

Mixed Signal Digital Design engineer / PCB layout designer / PCB Designer / PCB Design Engineer

Sun Technologies,Inc.

Rockville, Maryland • 12d ago

Easy Apply

Contract

110

Job Details

Skills

Antennas
CMOS
Information Retrieval
ESD
Investor Relations
Layout
Mixed-signal Integrated Circuit
Internal Communications
International Relations
LVS
SERDES
Integrated Circuit
Analog Layout Engineer
Design Rule Check

Summary

High-Speed Analog Layout Engineer designs the physical silicon layout for high-frequency or high-speed mixed-signal circuits (such as SerDes, ADCs, DACs, PLLs, and High speed blocks).

Floor Planning & Integration: Create block-level and chip-top-level floor plans, manage hierarchical block integration, and handle micro-bump or package-aware co-design
Parasitic & Noise Control: Address layout-dependent effects (LOD, WPE, LDE), device matching, common-centroid structures, guard rings, and isolation or shielding (coaxial, differential, ground shields). [1, 2, 3]
Reliability & Verification: Ensure complete closure on DRC (Design Rule Check), LVS (Layout Versus Schematic), ERC, antenna rules, EM/IR (Electromigration / Infrared drop) reliability, and ESD protection
Generally 5 to 12+ years of hands-on custom IC layout experience in deep sub-micron or advanced CMOS/FinFET nodes (such as TSMC N3, N5, N7)
Experience at Lower node (N3, N5) is critical for this position.

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10337997
Position Id: 9133710
Posted 5 days ago

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Contact the job poster

Adhunika Sharma

Recruiter @ Inabia Software & Consulting Inc.

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Analog Layout Engineer (eInfochips)

Remote or Texas

•

Today

Position: Analog Layout Engineer (eInfochips) Job Description: What You'll Be Doing: High-Speed Analog Layout Engineer designs the physical silicon layout for high-frequency or high-speed mixed-signal circuits (such as SerDes, ADCs, DACs, PLLs, and High speed blocks). Responsibilities Floor Planning & Integration: Create block-level and chip-top-level floor plans, manage hierarchical block integration, and handle micro-bump or package-aware co-design.Parasitic & Noise Control: Address layout-de

Full-time

Physical Design Engineer

Remote

•

3d ago

Role: We are seeking a highly skilled Physical Design Engineer to drive block-level implementation and optimization activities for advanced ASIC/SoC designs. The ideal candidate will have strong expertise in physical design flow, timing, power, area optimization, and tape-out support. Key Responsibilities: Execute block-level physical design implementation from floorplan to tape-out.Develop and optimize floorplans, macro placement, and power-aware design methodologies.Perform placement optimizat

Easy Apply

Contract

Depends on Experience

Physical Design Engineer

Remote

•

3d ago

Physical Design (Place & Route) Engineer Fully remoteDuration: Long term contractAbout the RoleOur ASIC team is hiring a seasoned Place and Route (P&R) Engineer to own the physical implementation of complex, high-performance chips. You will take designs from a synthesized netlist all the way to final GDSII, pushing hard on power, performance and area (PPA) while protecting design integrity, manufacturability and the schedule.What Youll DoRun full-chip physical implementation from netlist to GDSI

Easy Apply

Contract

100 - 110

Physical Design Engineer GPU / High-Performance SoC

Remote

•

18d ago

Job Title: Physical Design Engineer GPU / High-Performance SoC Location: Mountain View, CA (Full Onsite) Openings: 2 Job Description We are looking for an experienced Physical Design Engineer with hands-on experience in advanced semiconductor process nodes, particularly TSMC 3nm and/or 2nm, for high-performance SoC, GPU, or similar complex chip designs. The ideal candidate will have strong end-to-end physical design experience, from netlist to GDSII, along with expertise in PPA optimization, tim

Easy Apply

Contract

$60 - $80

Remote jobs at Inabia Software & Consulting Inc.

Job Details

Skills

Antennas
CMOS
Information Retrieval
ESD
Investor Relations
Layout
Mixed-signal Integrated Circuit
Internal Communications
International Relations
LVS
SERDES
Integrated Circuit
Analog Layout Engineer
Design Rule Check

Summary

High-Speed Analog Layout Engineer designs the physical silicon layout for high-frequency or high-speed mixed-signal circuits (such as SerDes, ADCs, DACs, PLLs, and High speed blocks).

Floor Planning & Integration: Create block-level and chip-top-level floor plans, manage hierarchical block integration, and handle micro-bump or package-aware co-design
Parasitic & Noise Control: Address layout-dependent effects (LOD, WPE, LDE), device matching, common-centroid structures, guard rings, and isolation or shielding (coaxial, differential, ground shields). [1, 2, 3]
Reliability & Verification: Ensure complete closure on DRC (Design Rule Check), LVS (Layout Versus Schematic), ERC, antenna rules, EM/IR (Electromigration / Infrared drop) reliability, and ESD protection
Generally 5 to 12+ years of hands-on custom IC layout experience in deep sub-micron or advanced CMOS/FinFET nodes (such as TSMC N3, N5, N7)
Experience at Lower node (N3, N5) is critical for this position.

Dice Id: 10337997
Position Id: 9133710
Posted 5 days ago

Fitment