Search Jobs | Dice.com

19 results (3 new)

Group by company

DV (Design Verification) Engineer (California, Texas) - W2 Only

Collaborate Solutions, Inc.

San Jose, California • 7d ago

Easy Apply

Full-time

$60 - $70

Hardware Design Verification Engineer

SIGNin Solutions Inc.

Dallas, Texas • 6d ago

Easy Apply

Third Party, Contract

$40,000 - $80,000

Design Verification (DV) Engineer

SRI Tech Solutions

Remote • Today

Easy Apply

Contract

Senior Design Verification Engineer

Decision Six Inc.

San Francisco, California • 4d ago

Easy Apply

Contract, Third Party

$50 - $60

Design Verification Engineer

Reveille Technologies

San Jose, California • 4d ago

Easy Apply

Full-time

Depends on Experience

Senior Design Verification Engineer

Highbrow Technology Inc

San Francisco, California • 4d ago

Easy Apply

Contract

Depends on Experience

Design Verification Engineer

SIGNin Solutions Inc.

San Jose, California • 6d ago

Easy Apply

Full-time, Third Party

Depends on Experience

Senior Modem Hardware Design Verification Engineer (AI Driven Next Gen Modem Hardware Development)

Qualcomm Technologies

Boxborough, Massachusetts • Today

Full-time

USD 135,400.00 - 203,200.00 per year

Verification Platform Engineer, Platform Architecture

Apple, Inc.

Austin, Texas • Today

Full-time

SOC Verification and Methodology Engineer

Qualcomm Technologies

San Diego, California • Today

Full-time

USD 174,400.00 - 261,600.00 per year

Mixed-Signal Verification Engineer

Apple, Inc.

San Diego, California • Today

Full-time

Emulation Verification Engineer

AMD (Advanced Micro Devices)

Austin, Texas • Today

Full-time

USD 126,700.00 per year

Senior System Level Verification Engineer

Axiado

San Jose, California • Today

Full-time

Senior Principal Verification Engineer

Microsoft Corporation

Raleigh, North Carolina • Today

Full-time

USD 165,600.00 - 296,400.00 per year

CPU Verification Engineer (RISC-V)

J VERS LLC

Santa Clara, California • Today

Full-time

USD 167,100.00 - 250,700.00 per year

Senior Staff Formal Verification Engineer

J VERS LLC

San Diego, California • Today

Full-time

USD 195,200.00 - 325,000.00 per year

CPU Verification Engineer (Multiple Locations)

Qualcomm Technologies

Santa Clara, California • Today

Full-time

USD 175,600.00 - 263,400.00 per year

CPU Verification Engineer (RISC-V)

Qualcomm Technologies

Remote or Santa Clara, California • Today

Full-time

USD 175,600.00 - 263,400.00 per year

Senior Staff Formal Verification Engineer

Qualcomm Technologies

San Diego, California • Today

Full-time

USD 203,700.00 - 305,500.00 per year

Job Details

Skills

AMBA Bus Protocol
ARM CPU
Pearl/Python/Shell Scripting

Summary

Hello,
Hope you are doing good !

Please find the JD below and share your updated resume.
POSITION: DV Engineer
Location: Vancouver Canada, Austin, TX and San Jose, CA

Responsibilities

Develop and implement comprehensive functional verification environments, including monitors, checkers, scoreboards, and assertions
Utilize expertise in AMBA bus protocols, ARM CPU, and optionally PCI Express and/or Ethernet bus protocols to ensure robust verification processes
Collaborate with cross-functional teams to integrate and troubleshoot verification components within the overall system
Employ scripting languages (PERL/Python/Shell/Makefile) for automation and efficiency in verification processes
Contribute to the overall success of the team by actively participating in debugging sessions, providing valuable insights, and maintaining effective communication within the team.

Requirements/Skills:

Strong System Verilog/UVM knowledge with practical experience on live projects
Expertise in AMBA bus protocols, ARM CPU, and experience in PCI Express and/or Ethernet bus protocols (desirable)
Proficiency in Unix, Configuration Management, Bug tracking, and verification dashboarding tools
Experience in developing functional verification environments, including components like monitors, checkers, scoreboards, and assertions, along with knowledge of verification methodologies using random stimulus and functional coverage.

Thanks
Karunakar Reddy

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10406960
Position Id: 9120539
Posted 20 days ago

Fitment

Dice Job Match Score™

To see how well you match this job, please log in or create an account.

Once logged in, be sure to complete your profile to get the most accurate match score.

Contact the job poster

Karunakar Reddy

Recruiter @ Collaborate Solutions, Inc.

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Design Verification Engineer

San Jose, California

•

6d ago

Client: Etched Design Verification Engineer 6 Openings Location: San Jose, CA & Austin, TX - onsite Please find the JD: Job Summary We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ab

Easy Apply

Full-time, Third Party

Depends on Experience

Senior Lead Engineer - Design Verification

San Jose, California

•

Today

Job Details: Job Description: About the Role Altera is seeking a Senior Lead Engineer - Design Verification to provide hands-on technical leadership for the verification of next-generation FPGA, programmable SoC, and platform solutions. This senior individual-contributor role will shape verification architecture, methodology, and execution for complex digital subsystems and full-chip integrations. In this role, you will define scalable verification strategies, develop reusable verification e

Full-time

USD 231,500.00 - 330,000.00 per year

DESIGN VERIFICATION ENGINEER

Sunnyvale, California

•

2d ago

Hiring: Design Verification Engineer Location: Sunnyvale, CA 94086 (Onsite) Full-Time | W2 Only Interview: Webcam Client: META We are seeking an experienced Design Verification Engineer with 10+ years of experience and strong expertise in System Verilog, UVM/OVM, and Verilog. The ideal candidate should have hands-on experience in IP, Sub-system, and SoC-level verification of complex digital designs, along with strong skills in functional verification, testbench development, debugging, and cover

Easy Apply

Full-time

Depends on Experience

DESIGN VERIFICATION ENGINER _ FULLTIME

Sunnyvale, California

•

4d ago

TITLE: SR DESIGN VERIFICATION ENGINEER LOCAITON: SUNNYVALE,CA (ONSITE) FULL TIME Senior Design Verification Engineer with 10+ years of experience who has strong hands-on expertise in SystemVerilog, UVM, Verilog, and digital design verification. The candidate should be capable of developing verification plans and testbenches, performing IP/SoC-level verification, debugging design issues, and driving functional and code coverage to closure. Experience with Python/Perl scripting and EDA tools is re

Easy Apply

Full-time

Depends on Experience

Job Details

Skills

AMBA Bus Protocol
ARM CPU
Pearl/Python/Shell Scripting

Summary

Hello,
Hope you are doing good !

Please find the JD below and share your updated resume.
POSITION: DV Engineer
Location: Vancouver Canada, Austin, TX and San Jose, CA

Responsibilities

Develop and implement comprehensive functional verification environments, including monitors, checkers, scoreboards, and assertions
Utilize expertise in AMBA bus protocols, ARM CPU, and optionally PCI Express and/or Ethernet bus protocols to ensure robust verification processes
Collaborate with cross-functional teams to integrate and troubleshoot verification components within the overall system
Employ scripting languages (PERL/Python/Shell/Makefile) for automation and efficiency in verification processes
Contribute to the overall success of the team by actively participating in debugging sessions, providing valuable insights, and maintaining effective communication within the team.

Requirements/Skills:

Strong System Verilog/UVM knowledge with practical experience on live projects
Expertise in AMBA bus protocols, ARM CPU, and experience in PCI Express and/or Ethernet bus protocols (desirable)
Proficiency in Unix, Configuration Management, Bug tracking, and verification dashboarding tools
Experience in developing functional verification environments, including components like monitors, checkers, scoreboards, and assertions, along with knowledge of verification methodologies using random stimulus and functional coverage.

Thanks
Karunakar Reddy