Please Note:To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.
Advancing the World's Technology TogetherOur technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.
We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.
Our team is at the forefront of applying machine learning to real-world chip design for OLED display applications. As part of a dynamic group of researchers, engineers, you will collaborate on innovative projects that transform data into insights and breakthrough discoveries of new circuits with high performance for next-generation displays.
Samsung Display Lab is hiring an AI expert with background in circuit/pixel layout design, placement and routing in circuits, parasitic capacitance extraction, and circuit evaluation by fusing physics-based methods with modern AI/ML methods. You will drive AI-assisted panel layout and architect pixel/backplane circuits, including placement and routing, build high-fidelity surrogates for parasitic capacitance prediction, and optimization of panel layout area. As an EDA engineer, you will support the development, verification, and optimization of pixel circuits for advanced displays (OLED, micro-LED, etc).
Location: Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy.
What You'll Do- Develop EDA design workflows for pixel circuits for OLEDs
- Create automatic scripts for schematic generation and layout assembly
- Apply Reinforcement Learning and/or Diffusion models for placement and routing (P&R) and compare their efficacy with classical P&R algorithms
- Build AI-based surrogate models for parasitic capacitance extraction
- Apply Graph Neural Networks (GNN) for circuit design and/or surrogate models for circuit parameters estimation
- Apply design of experiments (DoE) and optimization methods to accelerate simulation and parameter tuning
- Develop optimization algorithms for pixel array compaction
- Contribute to continuous improvement of model accuracy through active learning and uncertainty analysis
What You Bring- BS Computer Science or equivalent with a minimum of 5+ years or a MS in Computer Science with 3+ years or PhD 0+ years in Electrical Engineering/Computer Engineering/Applied Physics (or equivalent experience)
- Proficiency with SPICE/Spectre/HSPICE/Cadence Virtuoso/ADE; layout and parasitic extraction
- Strong Python and ML fundamentals (PyTorch or TensorFlow, scikit-learn/NumPy/Pandas)
- Experience building and validating surrogate models and running multi-objective optimization
- Experience with Reinforcement Learning (RL), Diffusion models, and Graph Neural Networks (GNN)
- Experience with Cadence Innovus, Synopsys Fusion Compiler, Aprisa, GDSFactory, KLayout is a plus
- Hands-on experience with EDA tools for layout assembly, placement and routing, parasitic capacitance extraction, pixel circuit area compaction, etc.
- Knowledge of classical algorithms for placement and routing in chip design
- Publications/patents in display, EDA, or ML-for-hardware
- Solid analog/digital circuit fundamentals; hands-on OLED pixel/gate driver design
- You're inclusive, adapting your style to the situation and diverse global norms of our people
- An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding
- You're collaborative, building relationships, humbly offering support and openly welcoming approaches
- Innovative and creative, you proactively explore new ideas and adapt quickly to change
#LI-VL1
What We OfferThe pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend on a number of factors-including the role's function and location, as well as the individual's knowledge, skills, experience, education, and training. We also offer incentive opportunities that reward employees based on individual and company performance.
This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.
Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way-including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you'll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Caf and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That's why we facilitate a flexible environment so you can find the right balance for you.
Base Pay Range
$163,000-$253,000 USD
Equal Opportunity Employment Policy Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.
When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.
Recruiting Agency PolicyWe do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.
Applicant AI Use Policy At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we prohibit the use of generative AI tools to misrepresent a candidate's true skills and qualifications. Permitted uses are limited to basic preparation, grammar, and research, but all submitted content and interview responses must reflect the candidate's genuine abilities and experience. Violation of this policy may result in immediate disqualification from the hiring process.
Applicant Privacy Policy 
Never miss an opportunity! Create an alert based on the job you applied for.
