
Inabia Software & Consulting Inc.
San Jose, California • 4d ago
Easy Apply
Third Party, Contract
Depends on Experience
397 results (9 new)

Inabia Software & Consulting Inc.
San Jose, California • 4d ago
Easy Apply
Third Party, Contract
Depends on Experience



SIGNin Solutions Inc.
San Jose, California • 5d ago
Easy Apply
Full-time, Third Party
Depends on Experience


Qualcomm
Santa Clara, California • Today
Full-time
Compensation information provided in the description











Inabia Software & Consulting Inc.
San Jose, California • 4d ago
Easy Apply
Contract, Third Party
Depends on Experience










We are seeking Design Verification Engineer with exposure on Developing and maintaining UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems)
Key Skill: SV/UVM, PCIe/Ethernet/HBM
What You'll Be Doing:
Strong in SV/UVM scale test bench
AXI expertise, NOC/Crossbar, Performance
Regression/Triage and coverage closure
Need asap → Program has already started and is in execution
Ability to work on Amazon tools, flows, methodology. Work is in start-up mode with less documentation available
What we are looking for:
A bachelor’s degree in electrical or computer engineering, accompanied by a minimum of 8 years of experience in ASIC or a related field, or a Master's Degree in Electrical or Computer Engineering with at least 8 years of experience in ASIC or a related discipline.
Verification closure with team
Make/Perl/Python
Ensure customer satisfaction.
Reporting to customer on daily or weekly progress effectively
To see how well you match this job, please log in or create an account.
Once logged in, be sure to complete your profile to get the most accurate match score.
San Jose, California
•
5d ago
Client: Etched Design Verification Engineer 6 Openings Location: San Jose, CA & Austin, TX - onsite Please find the JD: Job Summary We are seeking a Design Verification Engineer to join our Interface IP DV team. You will work with architects, designers, and vendors to ensure that all our architecture requirements are met in the IP subsystems and interfaces being created, validate correctness and performance across the full hardware-software stack. This role demands creativity, deep technical ab
Easy Apply
Full-time, Third Party
Depends on Experience
San Jose, California
•
Today
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Responsibilities: Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies.Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.Build pseudo-ran
Full-time
USD 143,800.00 - 230,000.00 per year
Menlo Park, California
•
2d ago
Job Details ASIC Design Verification Engineer 12+ Months Contract with Possible Extension Austin, TX & Menlo park, CA Job Summary We are seeking a highly motivated ASIC Design Verification Engineer to join our silicon engineering team. The ideal candidate will have strong experience in SystemVerilog/UVM-based verification of complex IPs or SoCs and will be responsible for developing test cases, debugging RTL issues, and driving coverage closure. Responsibilities Maintain reusable SystemVerilog/U
Easy Apply
Contract
Depends on Experience
San Jose, California
•
Today
Job Details: Job Description: About Altera At Altera , our independence as the world's largest pure-play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry-leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster,
Full-time
USD 149,100.00 - 215,000.00 per year