Overview
On Site
Depends on Experience
Full Time
Skills
VC Formal
Jasper Gold
Formal verification
Assertion
Job Details
BSEE, Computer Engineering, or Computer Science bachelor s degree and a minimum of 3+ years of experience o Masters or Ph.D. degree preferred
Good understanding of CPU and/or GPU design architecture
Strong experience or exposure to System Verilog (SV) and System Verilog Assertion (SVA) coding skills is required
Experience in developing formal verification setups is a must
Experience in developing constrained random testbenches is preferred
Experience with formal verification tools such as VC Formal, Jasper Gold, or Questa Formal
Experience working in a Linux environment
Excellent communication skills and be able to work with cross-functional teams to execute verification plan
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.