San Jose, California
•
Today
Location: San Jose, CA and Phoenix, AZ ( Onsite) 3 to 8+ years in IC package design and development. Proficiency with Cadence Allegro Package Designer. Experience in Wire bond, Flip chip Substrate designs. Hands on experience with Wire bond, Flip chip & advanced packaging technologies (2.5D, 3D, RDL, embedded passives, etc.) Strong experience with CoWoS (Chip-on-Wafer-on-Substrate) interposer design and the impact of the substrate design to support CoWoS. Knowledge of different OSAT design rule
Easy Apply
Contract
$50 - $60