Search Jobs | Dice.com

243 results (10 new)

Group by company

RTL Design / Microarchitecture Engineer

VentureSoft Global

Sunnyvale, California • Today

Easy Apply

Third Party, Contract

Depends on Experience

ASIC/RTL Design Engineer

Saicon Consultants Inc.

San Jose, California • 5d ago

Easy Apply

Third Party, Contract

Depends on Experience

Senior Front End Design Engineer (Microarchitecture) - Sunnyvale HQ

Cerebras Systems

Sunnyvale, California • Today

Full-time

USD 250,000.00 - 300,000.00 per year

Senior CPU RTL Engineer

Qualcomm Technologies

Santa Clara, California • Today

Full-time

USD 142,200.00 - 213,400.00 per year

Physical Design Engineer & DV Engineers

K-Tek Resourcing LLC

Sunnyvale, California • 14d ago

Easy Apply

Full-time

160,000 - 170,000

Principal Digital RTL Engineer

Astera Labs

San Jose, California • Today

Full-time

USD 185,000.00 - 240,000.00 per year

CPU RTL LLC Engineer

Qualcomm Technologies

Santa Clara, California • Today

Full-time

USD 198,700.00 - 298,100.00 per year

RISCV CPU Systems Architecture/RTL Engineer - Senior Level

J VERS LLC

Santa Clara, California • Today

Full-time

USD 198,700.00 - 298,100.00 per year

CPU RTL Methodology Engineer

J VERS LLC

Santa Clara, California • Today

Full-time

USD 198,700.00 - 298,100.00 per year

Senior Engineer RTL Power Macro Modeling

Samsung Electronics America

San Jose, California • Today

Full-time

USD 138,000.00 - 206,000.00 per year

Physical Design Engineer

Search Tactics LLC

San Jose, California • 19d ago

Easy Apply

Third Party

$$70-$80 C2C

Physical Design Engineer – Contract (USC)

TechCafeHub LLC

Hybrid in San Jose, California • 4d ago

Easy Apply

Contract

75 - 85

Design Verification Engineer III

BCforward

Sunnyvale, California • Today

Easy Apply

Contract

$65.32 - $65.32 per hour

Senior ASIC RTL DESIGN Engineer

Carlton National Resources, INC

Remote or Hybrid in Boston, Massachusetts • 5d ago

Easy Apply

Contract

90 - 130

Senior Staff CPU Backend Design Engineer

Qualcomm Technologies

Santa Clara, California • Today

Full-time

USD 216,091.00 - 298,100.00 per year

Principal/Lead Design Engineer Memory Controller-(CHI-G / DFI)@San Jose

Ekcel Systems

San Jose, California • 4d ago

Easy Apply

Contract, Third Party

60+

Design Engineer

Aditi Consulting

Sunnyvale, California • 3d ago

Easy Apply

Third Party, Contract

$82 - $85

Remote (PST time zone preferred) -- Lead ASIC DFT Engineer

Tanisha Systems, Inc.

San Jose, California • 13d ago

Easy Apply

Third Party, Contract

Depends on Experience

Design Engineer III

West Coast Consulting LLC

Sunnyvale, California • Today

Contract

USD 80.00 - 86.00 per hour

ASIC Physical Design Engineer / RTL Synthesis Engineer

Della Infotech

Remote • Today

Easy Apply

Third Party, Contract

$60 - $65

Graduate - Senior Engineer Digital IC Design

Infineon Technologies

San Jose, California • Today

Full-time

Graduate- Senior Engineer Digital IC Design

Infineon Technologies

San Jose, California • Today

Full-time

USD 126,720.00 per year

RTL Design Engineer

Technical Link

Remote • Today

Easy Apply

Contract

Depends on Experience

Senior Principal Engineer, Micro-architecture and RTL

Marvell Semiconductor Inc.

Santa Clara, California • Today

Full-time

USD 182,360.00 - 273,200.00 per year

Sr. Staff Engineer, ASIC Design

Ayar Labs

San Jose, California • Today

Full-time

USD 180,000.00 - 223,000.00 per year

Core Engineering - Design Engineer III

Apex Systems

Sunnyvale, California • Today

Easy Apply

Full-time

$70 - $80 per hour

Principal Engineer, ASIC Design

Micron Technology, Inc.

San Jose, California • Today

Full-time

USD 198,000.00 - 336,000.00 per year

Principal Engineer, Electronic Hardware Design

Ayar Labs

San Jose, California • Today

Full-time

USD 180,000.00 - 250,000.00 per year

Lead RTL/FPGA Design Engineer

Aalyria

Remote • Today

Full-time

USD 170,000.00 - 195,000.00 per year

FPGA System Design Engineer

Altera Corp.

San Jose, California • Today

Full-time

USD 118,900.00 - 172,200.00 per year

Job Details

Skills

RTL design
microarchitecture

Summary

Required Qualifications:

Bachelor s/Master s degree in Electrical Engineering or related field
5 10 years of experience in RTL design and microarchitecture
Strong expertise in

RTL design using SystemVerilog/Verilog
Microarchitecture development for complex digital systems
Performance optimization and pipelining techniques

Experience with simulation and debugging tools such as:

Synopsys VCS / Cadence Xcelium

Familiarity with synthesis and timing concepts (e.g., using Synopsys Design Compiler)
Strong understanding of digital design fundamentals (FSMs, pipelines, caches, memory interfaces)
Experience working in ASIC/SoC development environments

Preferred Qualifications:

Experience in one or more domains

CPU, GPU, AI/ML accelerators, networking, or high-speed data processing

Knowledge of memory subsystem design (SRAM, cache hierarchies, coherency)
Familiarity with low-power design techniques (clock gating, power domains)
Exposure to formal verification or linting tools
Experience with GLS, SDF annotation, and silicon debug
Scripting skills (Python/TCL) for automation
Understanding of hardware-software interaction (firmware, drivers)

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.

Dice Id: 10119168
Position Id: 9058632
Posted 4 hours ago

Fitment

Dice Job Match Score™

👤 Reviewing your profile...

Contact the job poster

Vinutha Jagadeesh

VentureSoft Global Recruiter @ VentureSoft Global

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

CPU RTL Methodology Engineer

Santa Clara, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: We are seeking a highly skilled and versatile engineer who thrives at the intersection of RTL design and CAD automation. This role is ideal for someone who understands RTL workflows deeply and can build scalable automation solutions to streamline design and debug processes. You'll work closely with CPU design teams to support RTL development, triage issues, and enhance prod

Full-time

USD 198,700.00 - 298,100.00 per year

Senior CPU RTL Engineer

Santa Clara, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: This individual independently plans, performs the moderately-defined responsibility for CPU RTL development targeted for high performance, low power devices. Works with chip architects to conceive of the micro-architecture, and also help with architecture/product definition through early involvement in the product life cycle. Responsible for performance exploration; explores

Full-time

USD 142,200.00 - 213,400.00 per year

RISCV CPU Systems Architecture/RTL Engineer - Senior Level

Santa Clara, California

•

Today

Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: We are hiring talented engineers for RISCV CPU RTL development targeting high-performance, low-power devices. In this role, you will contribute to architecture and product definition and be responsible for microarchitecture and RTL execution of CPU system features. These include, but are not limited to: System architecture - configuration access protocols and ordering requi

Full-time

USD 198,700.00 - 298,100.00 per year

Senior Front End Design Engineer (Microarchitecture) - Sunnyvale HQ

Sunnyvale, California

•

Today

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. This architecture allows Cerebras to deliver industry-leading training and inference speeds; over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Cerebras works with the leading model labs, global enterprise

Full-time

USD 250,000.00 - 300,000.00 per year

Job Details

Skills

RTL design
microarchitecture

Summary

Required Qualifications:

Bachelor s/Master s degree in Electrical Engineering or related field
5 10 years of experience in RTL design and microarchitecture
Strong expertise in

RTL design using SystemVerilog/Verilog
Microarchitecture development for complex digital systems
Performance optimization and pipelining techniques

Experience with simulation and debugging tools such as:

Synopsys VCS / Cadence Xcelium

Familiarity with synthesis and timing concepts (e.g., using Synopsys Design Compiler)
Strong understanding of digital design fundamentals (FSMs, pipelines, caches, memory interfaces)
Experience working in ASIC/SoC development environments

Preferred Qualifications:

Experience in one or more domains

CPU, GPU, AI/ML accelerators, networking, or high-speed data processing

Knowledge of memory subsystem design (SRAM, cache hierarchies, coherency)
Familiarity with low-power design techniques (clock gating, power domains)
Exposure to formal verification or linting tools
Experience with GLS, SDF annotation, and silicon debug
Scripting skills (Python/TCL) for automation
Understanding of hardware-software interaction (firmware, drivers)

Dice Id: 10119168
Position Id: 9058632
Posted 4 hours ago

Fitment

Dice Job Match Score™

👤 Reviewing your profile...

Contact the job poster

Vinutha Jagadeesh

VentureSoft Global Recruiter @ VentureSoft Global

View Profile

Create job alert

Never miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

CPU RTL Methodology Engineer

Santa Clara, California

•

Today

Full-time

USD 198,700.00 - 298,100.00 per year

Senior CPU RTL Engineer

Santa Clara, California

•

Today

Full-time

USD 142,200.00 - 213,400.00 per year

RISCV CPU Systems Architecture/RTL Engineer - Senior Level

Santa Clara, California

•

Today

Full-time

USD 198,700.00 - 298,100.00 per year

Senior Front End Design Engineer (Microarchitecture) - Sunnyvale HQ

Sunnyvale, California

•

Today

Full-time

USD 250,000.00 - 300,000.00 per year