Design Engineer III

Sunnyvale, CA, US • Posted 4 hours ago • Updated 4 hours ago
Contract W2
On-site
USD $80.00 - 86.00 per hour
Fitment

Dice Job Match Score™

🛠️ Calibrating flux capacitors...

Job Details

Skills

  • IPS
  • Management
  • Modeling
  • Dashboard
  • Publishing
  • Regression Analysis
  • SystemVerilog
  • UVM
  • SVA
  • Veritas Cluster Server
  • Digital Design
  • Python
  • Perl
  • Scripting
  • SIM
  • Formal Verification
  • Emulation
  • RTL
  • Data Analysis
  • Machine Learning (ML)
  • Debugging
  • Electrical Engineering
  • Computer Engineering
  • Computer Science

Summary

Job Description

Onsite 3 days in Sunnyvale, CA

Job Description
About the role: Design Verification engineer for wearables silicon accelerator IPs - testbench development, coverage-driven verification, RTL debug, and power/performance measurement.
Responsibilities
Develop and execute verification plans for RTL blocks/IPs across the subsystem.
Build and maintain SystemVerilog/UVM testbenches; write directed and constrained-random tests.
Drive functional coverage and assertion (SVA) closure; run and triage regressions.
Perform power/performance measurement across design stages using PPA RTL, PtPx tool; correlate results with post silicon and feed back to design/power-modeling teams.
Build power/perf dashboard for tracking and publishing
Debug RTL failures (waveform/Verdi) and provide actionable feedback to the design team/verification team.
Contribute to automation of verification/regression and power/performance measurement flows (Python).

Minimum Qualifications
Proven SystemVerilog + UVM verification experience (testbench architecture, sequences, drivers/monitors).
Functional coverage, constrained-random, and assertion-based verification (SVA); coverage closure.
Strong RTL debug with industry simulators (VCS / Xcelium / Questa) and waveform tools (Verdi).
Working knowledge of RTL design principles and digital design fundamentals.
Proficiency in Python (or Perl) scripting for automation.

Preferred Qualifications
Experience with power measurement tools - PrimeTime PX (PTPX) or equivalent (e.g., PrimePower).
Low-power / power-aware verification (UPF, power-aware sim) in advanced nodes (7nm and below).
Formal verification and/or emulation (Palladium / Zebu) experience.
Familiarity with the RTL-to-GDSII flow.
Data analysis / ML approaches for coverage or debug triage.
Previous Meta experience preferred.

Education: BS in Electrical/Computer Engineering or Computer Science required; MS preferred (not required).
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: wesca004
  • Position Id: JOB-7266
  • Posted 4 hours ago
Contact the job poster
Rafael Barraza

Rafael Barraza

West Coast Consulting LLC Recruiter @ West Coast Consulting LLC
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Sunnyvale, California

Today

Easy Apply

Full-time

$70 - $80 per hour

San Jose, California

Today

Full-time

USD 145,600.00 per year

San Jose, California

Yesterday

Easy Apply

Contract

Depends on Experience

Remote or Santa Clara, California

Today

Full-time

USD 120,000.00 - 135,000.00 per year

Search all similar jobs