Position: Static Timing Analysis Engineer
Location - San Jose, CA, USA
What You will Do:
Develop and validate timing constraints for intricate SoC designs.
Expertise in Synthesis, Equivalency Checking and STA
Must have Block Level and Multi-voltage Timing Closure experience. Top Level Timing Closure experience a plus.
Experience with Synopsys Tools – Synopsys DC/FC for Synthesis, Synopsys Formality for Equivalency Checking and Synopsys PrimeTime for STA
Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
Conduct pre-route timing checks and quality of results (QoR) analysis.
Automate timing analysis processes using scripting languages such as Tcl or Perl.
Provide guidance on clock tree synthesis and optimization for energy-efficient designs
Ensure compliance with timing signoff checklists and criteria.
What You Will Bring:
Experience with high-complexity silicon in advanced technology nodes.
Familiarity with timing constraint development for hierarchical designs.
Knowledge of clock tree planning and implementation for SoCs.
Experience with timing ECO creation and final timing signoff.
Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
Proficiency in using synthesis tools (Genus)
Must have Full Chip (Top Level) and Block Level and Multi-voltage Timing Closure experience.
Debug and Fix Timing Issues
This STA engineer needs to do Synthesis, Equivalency Checking and STA
Good understanding of Timing Constraints, Exceptions, CTS and clock constraints, Multi-Mode Multi-Corner timing closure expertise.
Synopsys Tools – Synopsys DC/FC for Synthesis, Synopsys Formality for Equivalency Checking and Synopsys PrimeTime for STA
Strong understanding of ASIC design flows, including RTL and place-and-route.
Excellent problem-solving skills and attention to detail.
Effective communication and teamwork abilities.
Bachelors and 8+ years of related experience; at this level post-graduate coursework may be desirable or Master’s degree and 6+ years of related experience or PhD and 3+ years of related experience.