Lead Software Engineer - Low-Power Verification

San Jose, CA, US • Posted 1 day ago • Updated 3 hours ago
Full Time
On-site
USD $114,800.00 - 213,200.00 per year
Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Job Details

Skills

  • Cadence
  • Emulation
  • Prototyping
  • Pay Per Click Management
  • PowerPC
  • Research and Development
  • Marketing Communications
  • RTL
  • Verilog
  • SystemVerilog
  • VHDL
  • C++
  • Object-Oriented Programming
  • Scripting
  • Perl
  • Tcl
  • Tk
  • Python
  • Fluency
  • Evaluation
  • Artificial Intelligence
  • Technical Writing
  • User Guides
  • Workflow
  • Documentation
  • Sales

Summary

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Join our team and help build the next generation of low-power verification software for the Palladium and Protium emulation and prototyping platforms.

As a Lead Software Engineer on the Palladium and Protium UPF R&D team you will be responsible for improving UPF compilation performance and correctness, adding support for new IEEE 1801 LRM revisions, and rebuilding UPF documentation around end-to-end workflows for multi-billion-gate low-power designs.

What you will do
  • Contribute to the UPF compilation flow -- improve compilation performance, reduce instrumented capacity, and add self-checks across Parallel Partition Compiler (PPC) and Modular Compiler (MC) flows, including Dielet UPF support.
  • Rebuild UPF documentation around end-to-end compilation workflows, backed by valid SystemVerilog and UPF examples, and keep code and docs in sync through example-driven checks.
  • Work with R&D, PE and AE teams to deploy UPF solutions across key flows (AVIP, UVMA, MC, and Dielets -- each with UPF in 2- and 4-state).
  • Help consolidate and unify UPF compilation across Palladium and Protium.

What we are looking for
  • BS in CS, EE, or a related field with 4+ years of experience; MS with 2+ years; PhD with 1+ year; or equivalent practical experience.
  • Working knowledge of IEEE 1801 UPF and RTL languages (Verilog, SystemVerilog, VHDL).
  • Ability to read, review, and reason about C++ code and object-oriented designs.
  • Scripting experience in Perl, Tcl/Tk, and/or Python.
  • Fluency with AI-assisted coding tools (Copilot, Claude, Cursor, or equivalent), with critical evaluation of AI output.
  • Strong technical writing skills - able to author user guides, specifications, and workflow-first documentation.

The annual salary range for California is $114,800 to $213,200. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We're doing work that matters. Help us solve what others can't.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: CADENCE
  • Position Id: 1ce267a3c87adb816555f044c3eeb8cc
  • Posted 1 day ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

San Jose, California

Today

Full-time

USD 114,800.00 - 213,200.00 per year

San Jose, California

Today

Full-time

USD 175,000.00 per year

Santa Clara, California

Today

Full-time

USD 198,700.00 - 298,100.00 per year

Santa Clara, California

Today

Full-time

USD 151,800.00 - 227,800.00 per year

Search all similar jobs