Mixed-Signal Verification Engineer

San Francisco, CA, US • Posted 17 hours ago • Updated 4 hours ago
Full Time
On-site
Fitment

Dice Job Match Score™

🎯 Assessing qualifications...

Job Details

Skills

  • Energy
  • User Experience
  • VLSI
  • RTL
  • Emulation
  • Interfaces
  • System On A Chip
  • RF Engineering
  • DV
  • Digital Design
  • Wireless Communication
  • Mixed-signal Integrated Circuit
  • UVM
  • HDL
  • Verilog
  • Conflict Resolution
  • Problem Solving
  • Testing
  • Debugging
  • RF
  • Python
  • MATLAB
  • SystemVerilog
  • Communication
  • Motivation

Summary

Come join Apple's growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level. All of which is driven by a world-class vertically integrated engineering team, spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering.

In this highly visible role, you will be at the center of a wireless Mixed-Signal silicon design group, with a critical impact on getting innovative and functional products to hundreds of millions of customers quickly. \n\nAs a Mixed Signal Design Verification Engineer, you will be responsible for the verification of RF and mixed-signal blocks and their interfaces within the wireless SoC. You will interact with the analog/RF design team, digital DV team digital design team, and wireless system team to develop best-in-class verification methodologies that ensure silicon-correct functionality with optimal coverage and time-to-tapeout trade-off.

BS and a minimum of 10 years relevant industry experience\nIndustry verification experience with RF/Mixed-Signal blocks and SOCs\nExpertise building Mixed-Signal testbenches, checkers and tests using System Verilog\nExperience in UVM methodology and HDL (System Verilog, Verilog) for verification\nStrong verification skills in problem solving, testing, and debugging\nUnderstanding of common analog/RF blocks\nExperience with UPF, Python or Matlab a plus\nExperience with Virtuoso Composer, ADE, and HED also a plus

Masters or PhD degree in technical disciplines with at least 5+ years of hands-on experience in specifically\nMixed-Signal verification \nWireless experience is a plus\nExpertise creating and using real-numbered analog behavioral models in System Verilog a plus.\nAbility to work well in a team and be productive under aggressive schedule\nExcellent communication skills, self-motivation/organization and the desire to take diverse challenges.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 90733111
  • Position Id: e22d91abe584d8b3b309f09edac1a820
  • Posted 17 hours ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

San Francisco, California

Today

Full-time

San Francisco, California

Today

Full-time

San Francisco, California

7d ago

Full-time

USD 198,000.00 - 297,000.00 per year

San Francisco, California

Today

Full-time

Search all similar jobs