Company:Qualcomm Technologies, Inc.
Job Area:Engineering Group, Engineering Group > ASICS Engineering
General Summary:Qualcomm Overview:Qualcomm is a company of inventors that unlocked edge AI and connected computing ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform edge AI and connected computing potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.
Job Overview:The Qualcomm Memory Design/Technology Team has an opening in the areas of System PDN and power modeling. The candidate will assess and optimize the high-performance chip and across-chiplet PDN architecture to ensure robust high-performance and low-noise compute. The candidate will assess the best use of on-die, backside, and chiplet interconnect resources to determine the best power grid with minimum overhead to the system fabrics such as high-bandwidth bus, compute cores, and low-noise high-speed IOs for applications spanning high-performance cloud, compute, mobile and IoT. The candidate will work on robust PDN solutions along with power modeling addressing reliability, noise, and performance requirements from PMIC, to the package, and on-die power rail. The candidate is expected to understand the concepts of power distribution network, decoupling capacitance, power integrity, and power modeling. This position offers the opportunity to work across multiple organizations such as process and packaging team, system power team, and global SoC team. Providing timely feedback and updating PDN architecture and design trade-offs to the team is essential.
Responsibilities:- Develop and optimize PDN memory and computing architectures to achieve high density, high TOPS/mm2, and high TOPS/W for mobile, compute, and XR applications
- Develop and validate models for power and power density modeling of multiple modules under different workloads
- Identify critical power scenarios and provide solutions within the constraints of packaging, floorplan, and PMIC module
- Develop PDN models in both time and frequency domain
- Simulate and emulate system power behavior on different power scenarios such as power-up, power-down, maximum performance, test/debug, and stand-by
- Identify locations of power switches and utilize optimal control mechanisms
- Floorplan 2.5/3D PDN under integration manufacturing constraints, testability, repairability, and high performance
Minimum Qualifications: Bachelor's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
Preferred Qualifications:- Master's or Ph.D. in Electrical Engineering or a related field
- Experience in PDN, optimal decoupling capacitance placement, and power modeling
- Experience in modeling resonances on chips and 2.5D systems through resistance, inductance, and capacitance extraction
- Good knowledge of signal and power integrity, and chiplets
- Good knowledge of in the modeling of interconnects, uBumps, TSVs, and package
- Good knowledge of cross-power domain structures, clamping, and ESD protection schemes
- Good knowledge of PMIC architecture, design, and noise modeling
- Proficiency in use of EDA tools such as Voltus, Redhawk, SPICE, Virtuoso
- Experience in circuit and system design to model the power architecture
- Experience in memory architecture power assessment
- Experience in model order reduction of large RLC networks
- Familiar with memory architecture
- Ability to develop IBIS/Verilog-A/Modeling models of power modeling is strong plus
- Familiar in thermal modeling and hotspot mitigation
- Experience in programming language (C/C++/Phyton) or scripting language (Perl/Python)
- Familiar with high-frequency signal assessment
Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range and Other Compensation & Benefits: $192,000.00 - $288,000.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link.
If you would like more information about this role, please contact Qualcomm Careers.
Never miss an opportunity! Create an alert based on the job you applied for.