SoC DRAM Memory Subsystem Validation Engineering Program Manager

Austin, TX, US • Posted 10 hours ago • Updated 10 hours ago
Full Time
On-site
Fitment

Dice Job Match Score™

👤 Reviewing your profile...

Job Details

Skills

  • Research and Development
  • Management
  • EPM
  • Roadmaps
  • DV
  • MASS
  • Product Engineering
  • System On A Chip
  • DDR SDRAM
  • IO
  • Training
  • Shipping
  • DRAM
  • Energy
  • Multitasking
  • Real-time
  • Crisis Management
  • Debugging
  • Project Development
  • Reporting
  • Leadership

Summary

Come and join the team that crafts Apple's groundbreaking silicon. Apple makes the greatest SoCs in the world; to do that takes thousands of employees, multiple years and very significant R&D spending. To make the best use of those employees, time, and money requires excellent methodologies and structures. As we continue to expand and mature, the processes used to develop these SOCs must be improved. Join us to do your life's best work in this rare opportunity to help define the next big thing that will surprise and delight the world!

The SoC DRAM Memory Subsystem Validation and Debug Program Manager will drive the memory subsystem readiness for our custom SoCs. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. The charter will include managing bring-up, validation and the complicated debug of our groundbreaking memory subsystem. The EPM will also help craft the DRAM industry's mobile roadmap and drive innovative DRAM technologies to accompany SoC's across Apple's product lines. In this multifaceted role, you will be the critical interface between Apple's DRAM architecture, Memory Controller Design and DV, DDR PHY, DRAM product engineering, and software teams to ensure these sophisticated memory technologies are delivered from architecture to mass production to Apple's industry leading quality standards.

BS + 10 years of relevant experience\nPrior experience in SOC DRAM Memory Design, Validation, Architecture or Test/Product Engineering.

Knowledge of high-performance memory subsystem, including SoC memory architecture, sophisticated DDR controller, PHY design and high-speed IO interface, DRAM device, and associated calibration/training mechanisms.\nExperience shipping high volume DRAMs / SoCs.\nPrevious experience working with major DRAM memory vendors and validation of DRAM device is also a plus.\nExperience working in a high-energy multi-disciplined engineering environment, strong at multi-tasking, and real-time crisis management.\nExcellent debugging skills. Proven track record to drive resolution of critical problems, while under pressure.\nAbility to understand complex technical discussions and extract action plans.\nPassionate to own/drive project development using well-defined metrics.\nThrives in dynamic schedule driven development environment. \nAbility to succinctly summarize complex details for executive reporting.\nExtraordinary leadership skills and ability to encourage team members with a dedication to see the bigger picture\nPhenomenal leadership and social skills with a reciprocal approach.
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 90733111
  • Position Id: dea5ae8df931a5c931132e2b5260b1f7
  • Posted 10 hours ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

Austin, Texas

Today

Full-time

USD 98,560.00 per year

Austin, Texas

Today

Full-time

USD 81,340.00 per year

Austin, Texas

Today

Full-time

USD 142,800.00 per year

Austin, Texas

Today

Full-time

Compensation information provided in the description

Search all similar jobs