URGENT HIRING||RTL LEAD High-Speed Ethernet ASIC (400G/800G)||SAN JOSE, CA (ONSITE)||

San Jose, CA, US • Posted 5 hours ago • Updated 5 hours ago
Contract Independent
Contract W2
Contract Corp To Corp
Able to Sponsor
On-site
Depends on Experience
Fitment

Dice Job Match Score™

🔗 Matching skills to job...

Job Details

Skills

  • ASIC
  • RTL
  • SystemVerilog
  • PCI Express
  • PTP
  • Change Data Capture
  • Ethernet
  • RDC

Summary

Hi,

Hope you are doing well.

I have an urgent opening of Principal RTL Lead High-Speed Ethernet ASIC (400G/800G) at San Jose, CA

Position Type: Contract

Location: San Jose, CA, United States

Virtual

Onsite: San Jose, CA (Local)

Principal RTL Lead High-Speed Ethernet ASIC (400G/800G)

JD:

We are hiring a Principal RTL Lead to drive the design and development of next-generation Ethernet subsystems for custom ASIC silicon, supporting 400G/800G+ data center infrastructure.

This is a highly technical, hands-on role focused on solving complex challenges in high-speed digital design, multi-lane data processing, and Ethernet protocol implementation.

Key Responsibilities

  • Define micro-architecture for high-bandwidth datapaths and control logic
  • Lead System Verilog RTL design for Ethernet subsystems
  • Implement IEEE 802.3 standards, including:
  • RS-FEC (Reed-Solomon)
  • Multi-Lane Distribution (MLD)
  • Auto-Negotiation / Link Training (AN/LT)
  • Solve complex design challenges:
  • Wide data paths (1024-bit+)
  • Timing closure at high frequencies
  • Clock domain crossing (CDC) across asynchronous boundaries
  • Lead integration of SerDes IP and ensure PHY MAC interoperability
  • Drive best practices across:
  • Lint / CDC / RDC
  • Power optimization (UPF)
  • Design quality for first-pass silicon success

Required Experience

  • 10+ years in ASIC RTL design (System Verilog)
  • Proven track record of multiple successful tape-outs (7nm / 5nm / 3nm preferred)
  • Deep expertise in high-speed Ethernet (100G / 400G / 800G)
  • Strong understanding of MAC / PCS / FEC layers
  • Experience across full ASIC front-end flow (architecture RTL verification bring-up)
  • Ability to lead subsystem design and mentor engineers

Nice to Have

  • IEEE 1588 (PTP) hardware timestamping
  • PCIe Gen5/6 or CXL
  • Python / Perl scripting for design automation
  • Experience working closely with physical design teams (timing / congestion)

Regards,

Nitin Gupta
Team Lead-Recruitment
ShiftCode Analytics Inc.,
5118 Sylvester loop Tampa,
Florida 33610
Direct:
Email:

Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 91128109
  • Position Id: 8922934
  • Posted 5 hours ago
Create job alert
Set job alertNever miss an opportunity! Create an alert based on the job you applied for.

Similar Jobs

San Jose, California

Today

Full-time

USD 119,000.00 per year

San Jose, California

Today

Full-time

USD 139,860.00 per year

San Jose, California

Today

Full-time

USD 167,160.00 per year

Santa Clara, California

Today

Full-time

USD 173,600.00 - 280,700.00 per year

Search all similar jobs