Hardware Design Engineer 1

Santa Clara, CA, US • Posted 22 hours ago • Updated 11 hours ago
Full Time
On-site
Fitment

Dice Job Match Score™

🔢 Crunching numbers...

Job Details

Skills

  • Hardware Development
  • Physical Data Model
  • Communication
  • Multitasking
  • Electrical Engineering
  • Place And Route
  • RTL
  • Verilog
  • ICC
  • Fusion
  • calibre
  • Design Optimization
  • Optimization
  • SERDES
  • IP
  • Intellectual Property

Summary

Job Description

Description: SENIOR SILICON DESIGN ENGINEER

THE ROLE:
This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification
THE PERSON:
Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams
RESPONSIBILTIES:
This engineer will work on leading edge technology nodes designs. This includes automated synthesis and timing driven place and route of RTL blocks for high speed Datapath and control logic applications, automated design flows for clock tree synthesis, clock gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. You will also support floor planning, establishing design methodology, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.
PREFERRED SKILLED SETS:
Major in EE, CS or related, master s degree with 3+ years or Bachelor with 5+ years working experience, preferably with high designs or other high-performance IP designs.
Experience in automated synthesis and timing driven place and route of RTL blocks (Verilog experience preferred) for high speed Datapath and control logic applications. Mainly in ICC2, fusion compiler, calibre and Prime Time.
Experience in automated design flows for clock tree synthesis, clock gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction
Strong background in digital circuit techniques, efficient and robust implementation topologies for logic functions, logic optimization, and transistor level circuit topologies for high speed, low power applications

EDUCATION:
Major in EE, CS or related, master s degree preferably with high-speed multi-gigabit SerDes PHY designs or other high-performance IP designs.

Custom Fields:
Name: Is this a returning FTE or Contractor (re-engage)?
Value: None

Name: Work Site Type
Value: Onsite/Hybrid

Name: Is travel required for this position?
Value: No

Name: Please indicate the exact site or location
Value: None

Name: Time Occasional
Value: No

Name: Is this an Engineering or IT related position?
Value: Yes

Name: Is this position related to Veriscale?
Value: No

Meet Your Recruiter

Shiv Shekhar
Employers have access to artificial intelligence language tools (“AI”) that help generate and enhance job descriptions and AI may have been used to create this description. The position description has been reviewed for accuracy and Dice believes it to correctly reflect the job opportunity.
  • Dice Id: 10375359
  • Position Id: ad0d93e626c4b42469dff7e24eb0a7fc
  • Posted 22 hours ago
Create job alert
Never miss an opportunity! Create an alert based on the job you applied for.